

MOHAN BABU UNIVERSITY

Sree Sainath Nagar, Tirupati – 517 102



SCHOOL OF ENGINEERING

M.Tech - VLSI AND EMBEDDED SYSTEM DESIGN

CURRICULUM AND SYLLABUS (From 2025-26 Admitted Students)

FULLY FLEXIBLE CHOICE BASED CREDIT SYSTEM (FFCBCS)



MOHAN BABU UNIVERSITY

Vision

To rise as one of the greatest hubs of innovation and entrepreneurship in the country, wherein students empower themselves with the best of knowledge, unleash their potential to the fullest, and soar high to attain a brighter future for themselves and the nation.

Mission

- ❖ To provide relevant knowledge founded on the spirit of curiosity, compassion, courage and commitment.
- ❖ To uphold novel wings of leadership and excellence under expert mentors who guide students towards wisdom and knowledge.
- ❖ To create a dynamic learning environment that empowers learners with the right blend of passion and purpose to build a glorious tomorrow.

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Vision

To be a center of excellence in the fields of Electronics, Communications and Instrumentation through teaching and research producing high quality engineering professionals and Entrepreneurs with values and ethics to meet local and global demands.

Mission

- ❖ Imparting knowledge through contemporary curriculum and striving for development of students with diverse background.
- ❖ Developing skills for enhancing employability of students through comprehensive training process.
- ❖ Inspiring students and faculty members for innovative research through constant interaction with research organizations and industry to meet societal needs.
- ❖ Inculcating ethics and values in students for effective engineering practice.

M.Tech - VLSI AND EMBEDDED SYSTEM DESIGN

PROGRAM EDUCATIONAL OBJECTIVES

After few years of graduation, the graduates of M. Tech. (VLSI & Embedded System Design) Program would have

- PEO 1.** Pursued research studies in the core or allied areas.
- PEO 2.** Successful entrepreneurial or technical career in the core or allied areas of VLSI and Embedded systems
- PEO 3.** Continued to learn and to adapt evolving technologies in the core or allied areas of VLSI and Embedded systems.

PROGRAM OUTCOMES

On successful completion of the Program, the graduates of M. Tech. (VLSI & Embedded System Design) will be able to:

- P01.** Demonstrate mastery of knowledge in VLSI, Embedded Systems and other allied areas of the program.
- P02.** Design and develop Integrated Circuits/systems for Digital and Mixed signal applications using advanced Microcontroller based systems and FPGA/ASICs.
- P03.** Select and apply appropriate modern tools, techniques and resources to provide engineering solutions in VLSI and Embedded Systems.
- P04.** Independently carry out research to deliver solutions for complex problems in the area of VLSI and Embedded Systems.
- P05.** Communicate effectively in written and oral formats.
- P06.** Ability to continuously engage in life-long learning to enhance knowledge and competence.

M.Tech - VLSI and Embedded System Design

Basket Wise - Credit Distribution

S. No.	Basket	Credits (Min.- Max.)
1	SCHOOL CORE	31-34
2	PROGRAM CORE	21-24
3	PROGRAM ELECTIVE	12-18
4	UNIVERSITY ELECTIVE	6
TOTAL CREDITS		Min. 70

School Core (31-34 Credits)

Course Code	Title of the Course	Lecture	Tutorial	Practical	Project based Learning	Credits	Pre-requisite
		L	T	P	S	C	
25EC201001	Computational Methods in Microelectronics	3	-	-	-	3	-
25EE201001	Research Methodology	3	-	-	-	3	-
25EE201002	Innovations and Intellectual Property Rights	2	-	-	-	2	-
25EC211001	Internship	-	-	-	-	2	-
25EC209001	Project Work Phase-I	-	-	-	-	10	-
25EC210001	Project Work Phase-II	-	-	-	-	14	-
Mandatory Courses (Min. 4 Credits) Earned Credits will not be considered for CGPA							
25CB207601	Essentials of Cyber Security *	2	-	-	-	2	-
25AI207601	Statistics with R	2	-	-	-	2	-
25LG207601	Technical Report Writing	2	-	-	-	2	-
25MG207601	Project Management	2	-	-	-	2	-
25MG207602	Essentials of Business Etiquettes	2	-	-	-	2	-

Program Core (21-24 Credits)

Course Code	Title of the Course	Lecture	Tutorial	Practical	Project based Learning	Credits	Pre-requisite
		L	T	P	S	C	
25EC202002	Analog CMOS VLSI Design	3	-	3	-	4.5	-
25EC202003	Digital CMOS VLSI Design	3	-	3	-	4.5	-
25EC202004	Testing and Testability	3	-	3	-	4.5	-
25EC201005	Artificial Intelligence And Machine Learning For Embedded Systems	3	-	-	-	3	-
25EC201006	Advanced Computer Architecture	3	-	-	-	3	-
25EC202007	Embedded Systems Design	3	-	3	-	4.5	-

Program Elective (12-18 Credits)

Course Code	Knowledge Area	Title of the Course	Lecture	Tutorial	Practical	Project based Learning	Credits	Pre-requisite
			L	T	P	S	C	
25EC201008	Digital VLSI	Network-on-Chip Design	3	-	-	-	3	Co Design, System-on-Chip Design
25EC201009		ULSI IC Fabrication	3	-	-	-	3	-
25EC202010		Nano Materials and Devices	3	-	3	-	4.5	IC Fabrication
25EC202011		Advanced Low Power VLSI Design	3	-	3	-	4.5	Digital CMOS VLSI Design
25EC201012	Mixed VLSI &	Embedded Systems For Automotive	3	-	-	-	3	Embedded Systems Design

Course Code	Knowledge Area	Title of the Course	Lecture	Tutorial	Practical	Project based Learning	Credits	Pre-requisite
			L	T	P	S	C	
25EC201013	Embedded Systems	System-on-Chip Design	3	-	-	-	3	Digital CMOS VLSI Design
25EC202014		Mixed Signal Design	3	-	3	-	4.5	Analog CMOS VLSI Design
25EC202015		FPGA Architectures	3	-	3	-	4.5	-
25EC201016		Physical Design Automation	3	-	-	-	3	Digital CMOS VLSI Design, FPGA Architectures
25EC203017		ASIC Design	3	-	-	4	4	Digital CMOS VLSI Design, Analog CMOS VLSI Design
25EC203018		CAD for VLSI	3	-	-	4	4	Digital System Design, VLSI Design
25EC202019		VLSI Digital Signal Processing	3	-	3	-	4.5	Computational Methods in Microelectronics
25EC201020	Embedded Systems	Embedded IoT	3	-	-	-	3	-
25EC201021		Fault Tolerant and Dependable Systems	3	-	-	-	3	Embedded System Design
25EC201022		Communication Buses and Interfaces	3	-	-	-	3	Embedded Systems Design
25EC201023		Co Design	3	-	-	-	3	Advanced Computer Architecture and Embedded System Design
25EC202024		Real Time Systems	3	-	3	-	4.5	Embedded Systems Design
25EC203025		Advanced Embedded Systems	3	-	-	4	4	Embedded Systems Design

University Elective (6 Credits)

Course Code	Title of the Course	Lecture	Tutorial	Practical	Project based Learning	Credits
		L	T	P	S	C
25AI201701	Business Analytics	3	-	-	-	3
25AI201702	Ethics for AI	3	-	-	-	3
25CM201701	Cost Management of Engineering Projects	3	-	-	-	3
25CE201701	Disaster Management	3	-	-	-	3
25SS201701	Value Education	3	-	-	-	3
25SS201702	Pedagogy Studies	3	-	-	-	3
25LG201701	Personality Development through Essential Life Skills	3	-	-	-	3
25ME201701	Entrepreneurship and Innovation Management	3	-	-	-	3

Note:

1. If any student has chosen a course or equivalent course from the above list in their regular curriculum then, he/she is not eligible to opt the same course/s under University Elective.
2. The student can choose courses from other disciplines offered across the schools of MBU satisfying the pre-requisite other than the above list.

SCHOOL CORE

Course Code	Course Title	L	T	P	S	C
25EC201001	COMPUTATIONAL METHODS IN MICROELECTRONICS	3	-	-	-	3
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: This course provides a detailed discussion on Linear and Nonlinear Systems - modelling, Approximation, Interpolation, Curve Fitting, Numerical Integration, Finite Difference Techniques, Initial Value problems, Finite Element Methods, Method of Characteristics, Finite Volume Methods, Grid Generation and Error Estimation, Device and Process Simulation, Layout and Yield estimation algorithms, Symbolic analysis and Synthesis of Analog ICs.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- C01.** Apply Approximation, Interpolation, Curve Fitting and Numerical Integration to obtain accuracy in Linear and Non-linear Systems.
- C02.** Analyze numerical solutions of partial differential equations to evaluate the performance of structural designs modelled in computational tools for multidisciplinary applications.
- C03.** Apply grid generation and refinement algorithms to reduce the error in estimation of initial and final value problems of computational tools.
- C04.** Apply device and process simulation to perform synthesis of Analog ICs at various levels of abstraction for improving yield.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
C01	3	3	3	-	-	-
C02	3	3	3	-	-	-
C03	3	3	3	-	-	-
C04	3	3	3	-	-	-
Course Correlation Mapping	3	3	3	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: BASIC COMPUTATION TOOLS

(12 Periods)

Linear Systems and Matrices – Matrix Formalities, Condition of Matrix Systems, Techniques for Matrix Solution, Mixed Boundary Condition. Nonlinear Systems – Scalar Equations, Matrix Equations. Approximation, Interpolation, Curve Fitting, Numerical Integration.

Module 2: COMPUTATIONAL TOOLS – I

(07 Periods)

Finite Difference Techniques, Initial Value Problems, Finite Element Methods.

Module 3: COMPUTATIONAL TOOLS – II

(07 Periods)

Method of Characteristics – Classification of Partial Differential Equations, Investigations in Engineering, Finite volume Methods – Direct Analysis.

Module 4: GRID GENERATION AND ERROR ESTIMATES

(10 Periods)

Grid generation, Triangulation, errors and mesh Selection, Refinement Algorithms, Mesh Redistribution, Moving Grids.

Module 5: APPLICATIONS TO DEVICE AND PROCESS SIMULATION

(09 Periods)

Applications to device and process simulation, Layout algorithms, Yield estimation algorithms, Symbolic analysis and Synthesis of Analog ICs.

Total Periods: 45

EXPERIENTIAL LEARNING

1. Develop a CMOS circuit and extract the related parameters using VLSI based CAD Tool.
2. Simulate layout algorithms in a VLSI based CAD Tool.
3. Optimize the layout for various goals like area, delay and power.

RESOURCES

TEXT BOOKS:

1. Herbert Koenig, "Modern Computational methods", CRC Press, 1988.
2. Graham F. Carey, "Computational Grids: generations, adaptation & Solution Strategies", CRC Press, 1997.
3. L.Pallage, R.Rohrer and C.Visweswaraiah, "Electronic Circuit and System Simulation Methods", McGraw Hill, 1995.

REFERENCE BOOKS:

1. Naveed A. Sherwani, "Algorithms for VLSI Physical Design Automation", Springer, 2nd Edition, 2012.

VIDEO LECTURES:

1. <https://nptel.ac.in/downloads/103106074/>
2. <https://www.coursebuffet.com/course/805/nptel/computational-techniques-iit-madras>

WEB RESOURCES:

1. https://math.berkeley.edu/~sethian/level_set.html
2. https://link.springer.com/referenceworkentry/10.1007/978-0-387-09766-4_111
3. <https://www.ics.uci.edu/~eppstein/gina/vlsi.html>

SCHOOL CORE

Course Code	Course Title	L	T	P	S	C
25EE201001	RESEARCH METHODOLOGY	3	-	-	-	3
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: The course is developed for the students' to understand the underlying concepts of research methodology and a systematic approach for carrying out research in the domain of interest. The course is emphasised on developing skills to recognize and reflect the strength and limitation of different types of research; formulation of the research hypothesis and its systematic testing methods. The course also emphasises on interpreting the findings and research articulating skills along with the ethics of research.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- C01.** Demonstrate the underlying concepts of research methodology, types of research and the systematic research process.
- C02.** Demonstrate the philosophy of research design, types of research design and develop skills for a good research design.
- C03.** Demonstrate the philosophy of formulation of research problem, methods of data collection, review of literature and formulation of working hypothesis.
- C04.** Analyse the data and parametric tests for testing the hypothesis.
- C05.** Interpret the findings and research articulating skills along with the ethics of research.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
C01	-	-	-	3	-	-
C02	-	-	-	3	-	-
C03	-	-	-	3	-	-
C04	-	-	-	3	-	-
C05	-	-	-	-	3	-
Course Correlation Mapping	-	-	-	3	3	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: INTRODUCTION TO RESEARCH METHODOLOGY (08 Periods)

Meaning of Research, Objectives of Research, Motivation in Research, Types of Research, Research Approaches, and Significance of Research, Research Methods versus Methodology, Research and Scientific Method, Research Process, Criteria of Good Research.

Module 2: RESEARCH DESIGN (08 Periods)

Research design—Basic Principles, Need of research design, Features of good design, Important concepts relating to research design, Different research designs, Basic principles of experimental designs, Developing a research plan.

Module 3: RESEARCH FORMULATION (08 Periods)

Defining and formulating the research problem - Selecting the problem - Necessity of defining the problem - Importance of literature review in defining a problem - Data collection - Primary and secondary sources; Critical literature review - Identifying gap areas from literature review; Hypothesis— Types of hypothesis, Development of working hypothesis.

Module 4: ANALYSIS OF DATA AND HYPOTHESIS TESTING (14 Periods)

Quantitative Tools: Testing and Significance of Measures of Central Tendency, Dispersion; correlation, Principles of least squares—Regression; Errors-Mean Square error, Mean absolute error, Mean absolute percentage errors.

Testing of Hypothesis: Hypothesis Testing Procedure, Types of errors, Parametric testing (t, z and F), Chi-Square Test as a Test of Goodness of Fit; Normal Distribution-Properties of Normal Distribution; Analysis of Variance.

Module 5: INTERPRETATION AND REPORT WRITING (07 Periods)

Interpretation: Meaning of interpretation; Techniques of interpretation; Precautions in Interpretation.

Report Writing –Significance, Different Steps, Layout, Types of reports, Mechanics of Writing a Research Report, Precautions in Writing Reports; Research ethics—Plagiarism, Citation and acknowledgement.

Total Periods: 45

EXPERIENTIAL LEARNING

1. Should conduct a survey based on a hypothesis, analyse the data collected and draw the inferences from the data.
2. Should review the literature on the given topic and should identify the scope/gaps in the literature and develop a research hypothesis.
3. Should study a case, formulate the hypothesis and identify an appropriate testing technique for the hypothesis.
4. Study an article and submit a report on the inferences and should interpret the findings of the article.

TEXT BOOKS:

1. C.R. Kothari, Research Methodology: Methods and Techniques, New Age International Publishers, 2nd revised edition, New Delhi, 2004.
2. Garg, B.L., Karadia, R., Agarwal, F. and Agarwal, An introduction to Research Methodology, RBSA Publishers, 2002.

REFERENCE BOOKS:

1. R. Panneerselvam, Research Methodology, PHI learning Pvt. Ltd., 2009.
2. Singh, Yogesh Kumar. Fundamental of research methodology and statistics. New Age International, 2006.

VIDEO LECTURES:

1. <https://nptel.ac.in/courses/121106007>
2. https://onlinecourses.nptel.ac.in/noc22_ge08/preview
3. <https://www.youtube.com/watch?v=VK-rnA3-41c>

WEB RESOURCES:

1. <https://www.scribbr.com/category/methodology/>
2. <https://leverageedu.com/blog/research-design/>
3. <https://prothesiswriter.com/blog/how-to-formulate-research-problem>
4. <https://www.formpl.us/blog/hypothesis-testing>
5. <https://www.datapine.com/blog/data-interpretation-methods-benefits-problems/>
6. <https://leverageedu.com/blog/report-writing/>

SCHOOL CORE

Course Code	Course Title	L	T	P	S	C
25EE201002	INNOVATION AND INTELLECTUAL PROPERTY RIGHTS	2	-	-	-	2

Pre-Requisite -

Anti-Requisite -

Co-Requisite -

COURSE DESCRIPTION:

The course is designed to provide comprehensive knowledge to the students regarding the general principles of innovation and intellectual property rights, significance of innovation and steps for innovation, Concept and Theories, Criticisms of Intellectual Property Rights, International Regime Relating to IPR. The course provides an awareness on how to protect ones unique creation, claim ownership, knowledge of what falls under the purview of someone's rights and what doesn't, and safeguard their creations and gain a competitive edge over the peers.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Understand the significance of innovation and steps for innovative thinking, and the concepts of intellectual property right and avenues for filling intellectual property rights.
- CO2.** Understand the legislative practices and protocols for acquisition of trademark and the judicial consequences for violating laws of trademark protection.
- CO3.** Understand the legislative practices and protocols for acquisition of copyrights and the judicial consequences for violating laws of copyrights protection.
- CO4.** Understand the fundamentals of patent laws, legislative practices and protocols for acquisition of trade secrets and the judicial consequences for violating laws of trade secrets protection.
- CO5.** Understand the latest developments and amendments in protection and filling of intellectual rights at international level.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	-	-	-	-	-	3
CO2	-	-	-	-	-	3
CO3	-	-	-	-	-	3
CO4	-	-	-	-	-	3
CO5	-	-	-	-	-	3
Course Correlation Mapping	-	-	-	-	-	3

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: INTRODUCTION TO INNOVATION AND IPR (06 Periods)

Innovation: Difference between Creativity and Innovation – Examples of innovation; Being innovative; Identify Blocks for creativity and innovation – overcoming obstacles; Steps for Innovation

Intellectual property rights: Need for intellectual property rights (IPR); types of intellectual property- Design, Geographical Indication; International organizations, agencies and treaties.

Module 2: TRADEMARKS (06 Periods)

Introduction to trademark, Purpose and function of trademarks, acquisition of trade mark rights, protectable matter, selecting and evaluating trade mark, trade mark registration processes.

Module 3: LAW OF COPYRIGHTS (06 Periods)

Fundamental of copy right law, originality of material, rights of reproduction, rights to perform the work publicly, copy right ownership issues, copy right registration, notice of copy right, international copy right law.

Law of patents: Foundation of patent law, patent searching process, ownership rights and transfer.

Module 4: TRADE SECRETS (06 Periods)

Trade secrete law, determination of trade secrete status, liability for misappropriations of trade secrets, and protection for submission, trade secrete litigation.

Unfair competition: Misappropriation right of publicity, false advertising.

Module 5: NEW DEVELOPMENT OF INTELLECTUAL PROPERTY (06 Periods)

New developments in: trade mark law, copy right law, patent law, intellectual property audits. International overview on intellectual property; international - trade mark law, copy right law, international patent law, international development in trade secrets law.

Total Periods: 30

EXPERIENTIAL LEARNING

1. Should conduct a survey based on the real scenario, where IPR is misused or unethically used and present an article.
2. Prepare an article on the registration processes of IPR practically (copy right/trade mark/ patents).
3. Should study a case of conflict on trademarks/patents and should produce an article mentioning the circumstances and remedial measures.
4. Prepare an article on the latest development in the international intellectual property rights.
5. Refining the project, based on the review report and uploading the text

RESOURCES

TEXT BOOKS:

1. Deborah, E. Bouchoux, Intellectual property: The law of Trademarks, Copyright, Patents, and Trade Secrets, Cengage learning, 4th Edition, 2013.
2. Prabuddha Ganguli, Intellectual property right - Unleashing the knowledge economy, McGraw Hill Education, 1st Edition, 2017.
3. Tom Kelley & Jonathan Littman, The Art of Innovation, Profile Books Ltd, UK, 2008

REFERENCE BOOKS:

1. Neeraj P., & Khusdeep D, Intellectual Property Rights, PHI learning Private Limited, 1st Edition, 2019.
2. Nithyananda, K V. Intellectual Property Rights: Protection and Management, Cengage Learning India Private Limited, 2019
3. Edward debone, How to have Creative Ideas, Vermilon publication, UK, 2007.

VIDEO LECTURES:

1. <https://nptel.ac.in/courses/110105139>
2. <https://www.youtube.com/watch?v=bEusrD8g-dM>
3. <https://www.youtube.com/watch?v=LS7TTb23nzU>

WEB RESOURCES:

1. <http://www.bdu.ac.in/cells/ipr/docs/ipr-eng-ebook.pdf>
2. https://www.wipo.int/edocs/pubdocs/en/intproperty/489/wipo_pub_489.pdf
3. <http://cipam.gov.in/>
4. <https://www.wipo.int/about-ip/en/>
5. <http://www.ipindia.nic.in/>

SCHOOL CORE

Course Code	Course Title	L	T	P	S	C
25EC211001	INTERNSHIP	-	-	-	-	2
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: Expose students to the industrial environment; Create competent professionals for the industry; sharpen the real time skills required at the job; Gain professional experience and understand engineer's technical / managerial responsibilities and ethics; Familiarize with latest equipment, materials and technologies; Gain exposure to technical report writing; Gain exposure to corporate working culture.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Analyze latest equipment, materials and technologies that are used in industry to solve complex engineering problems following relevant standards, codes, policies and regulations.
- CO2.** Analyze safety, health, societal, environmental, sustainability, economical and managerial factors considered in industry in solving complex engineering problems.
- CO3.** Perform individually or in a team besides communicating effectively in written, oral and graphical forms on practicing engineering.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	2	2	2	2	2
CO2	3	2	2	2	2	2
CO3	3	2	2	2	2	2
Course Correlation Mapping	3	2	2	2	2	2

Correlation Level: 3-High; 2-Medium; 1-Low

SCHOOL CORE

Course Code	Course Title	L	T	P	S	C
25EC209001	PROJECT WORK PHASE-I	-	-	-	-	10
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: Identification of topic for the project work; Literature survey; Collection of preliminary data; Identification of implementation tools and methodologies; Performing critical study and analysis of the problem identified; submitting a Report.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Apply contextual knowledge to identify specific domain in VLSI and allied areas of discipline.
- CO2.** Conduct literature review, analyze, cognize and comprehend the extracted information to recognize the current status of research pertinent to the chosen domain.
- CO3.** Select appropriate tools, techniques and resources for implementation of project work.
- CO4.** Function effectively as an individual to recognize the opportunities in the chosen domain of interest
- CO5.** Write and present a technical report/document to present the findings on the chosen problem.
- CO6.** Engage lifelong learning for development of technical competence in the field of VLSI.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	2	2	2	2	2
CO2	3	2	2	2	2	2
CO3	3	2	2	2	2	2
CO4	3	2	2	2	2	2
CO5	3	2	2	2	2	2
CO6	3	2	2	2	2	2
Course Correlation Mapping	3	2	2	2	2	2

Correlation Levels: 3: High; 2: Medium; 1: Low

SCHOOL CORE

Course Code	Course Title	L	T	P	S	C
25EC210001	PROJECT WORK PHASE-II	-	-	-	-	14
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: Time and cost analysis; undertaking practical investigations of project work; implementation; analysis of results; validation and report writing.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- C01.** Design and develop Integrated Circuits/systems/platforms to undertake practical investigations of project work, analyze and interpret results.
- C02.** Utilize appropriate tools, techniques and resources for implementation of project work.
- C03.** Function effectively as an individual to recognize the opportunities in the chosen domain of interest
- C04.** Write and present a technical report/document to present the findings on the chosen problem.
- C05.** Engage lifelong learning for development of technical competence in the field of VLSI.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
C01	3	2	2	2	2	2
C02	3	2	2	2	2	2
C03	3	2	2	2	2	2
C04	3	2	2	2	2	2
C05	3	2	2	2	2	2
Course Correlation Mapping	3	2	2	2	2	2

Correlation Levels: 3: High; 2: Medium; 1: Low

SCHOOL CORE

Course Code	Course Title	L	T	P	S	C
25CB207601	ESSENTIALS OF CYBER SECURITY	2	-	-	-	2
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: This course provides a detailed discussion on Cyber Security Fundamentals, Cyber Security Fundamentals, Attacker techniques and motivations, Fraud techniques, Threat infrastructure, Exploitation, Malicious code, Defense and analysis techniques, Intrusion detection techniques

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Understanding the fundamental concepts of cyber security concepts
- CO2.** Identify the pattern of launching attacker and fraud techniques to reduce risk and impact of cyber-attacks.
- CO3.** Identify the vulnerabilities using the SQL injection and web exploitation techniques in a system for securing data.
- CO4.** Apply code obfuscation techniques to prevent any unauthorized party from accessing logic of an application
- CO5.** Apply honey pots and malicious code-naming techniques to defend against attacks in memory.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	2	-	-	-	-
CO2	3	2	-	-	-	-
CO3	3	3	3	-	-	-
CO4	3	3	3	2	-	-
CO5	3	2	3	2	-	-
Course Correlation Mapping	3	3	3	2	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: CYBER SECURITY FUNDAMENTALS

(05 Periods)

Network Security Concepts: Information assurance fundamentals, Basic cryptography, Symmetric encryption, Public key encryption, The Domain Name System (DNS), Firewalls, Virtualization, Radio-Frequency Identification.

Module 2: ATTACKER TECHNIQUES

(07 Periods)

Attacker techniques and motivations: Anti forensics, proxy usage, Tunneling techniques: HTTP, DNS, ICMP, Intermediaries, Steganography and other concepts, Detection and prevention.

Fraud techniques: Phishing, smishing, vishing and mobile malicious code, rogue antivirus, click fraud.

Threat infrastructure: Botnets, Fast Flux, Advanced Fast Flux.

Module 3: EXPLOITATION

(06 Periods)

Shellcode, Integer overflow vulnerabilities, Stack based buffer overflows, Format string vulnerabilities, SQL injection, Malicious PDF files, Race conditions, Web exploit tools, Do's conditions, Brute force and dictionary attacks.

Module 4: MALICIOUS CODE

(06 Periods)

Worms, viruses, Evading detection and elevating privileges: obfuscation, Virtual Machine obfuscation Persistent software techniques, Token kidnapping, Virtual machine Detection, Rootkits, Spyware, Attacks against privileged user accounts and escalation of privileges, Stealing information and Exploitation.

Module 5: DEFENSE AND ANALYSIS TECHNIQUES

(06 Periods)

Importance of memory forensics, Capabilities of memory forensics, Memory analysis frameworks, Dumping physical memory, Installing and using volatility, Finding hidden processes, Volatility analyst pack.

Honeypots, Malicious code naming, Automated malicious code analysis systems, Intrusion detection techniques

Total Periods:30

EXPERIENTIAL LEARNING

1. Observe the firewall settings on your personal computer or smartphone.
 - What configurations are enabled?
 - How does this firewall protect your device from threats?
2. Compare phishing, smishing, and vishing using real-life examples. Which of these do you think people are most vulnerable to, and why?
3. Research a recent Do's attack in the news.
 - What services were affected?
 - What preventive measures could have reduced the impact?
4. Explore your antivirus software logs.
 - What types of threats were blocked recently?
 - Were any of them worms, viruses, or spyware?
5. Reflect on the importance of intrusion detection systems (IDS).
 - How does an IDS differ from a firewall?
 - Why are both needed in an organisation's security framework?

RESOURCES

TEXT BOOKS:

1. James Graham, Richard Howard, Ryan Olson, "Cyber Security Essentials", CRC Press, 2011.
2. Chwan- Hwa (john) Wu, J. David Irwin, "Introduction to Cyber Security", CRC Press T&F Group.

REFERENCE BOOKS:

1. Nina Godbole and SunitBelpure, "Cyber Security Understanding Cyber Crimes, Computer Forensics and Legal Perspectives", Wiley publications.
2. B.B.Gupta, D.P.Agrawal, Haoxiang Wang, "Computer and Cyber Security: Principles, Algorithm, Applications, and Perspectives", CRC Press, ISBN 9780815371335, 2018.

VIDEO LECTURES:

1. <https://nptel.ac.in/courses/106106129>
2. <https://www.coursera.org/professional-certificates/ibm-cybersecurity-analyst>

WEB RESOURCES:

1. <https://www.interpol.int/en/Crimes/Cybercrime>
2. <https://www.geeksforgeeks.org/ethical-hacking/cyber-security-tutorial/>
3. <https://owasp.org/www-project-top-ten/>
4. <https://www.netacad.com/courses/cybersecurity-essentials?courseLang=en-US>

SCHOOL CORE

Course Code	Course Title	L	T	P	S	C
25AI207601	STATISTICS WITH R	2	-	-	-	2
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: This course introduces the basic concepts of statistics using R language. The course also deals with various types of sampling methods and its impact in the scope of inference through the computation of confidence intervals. The topics covered in the course also includes descriptive statistics, marginal and conditional distribution, statistical transformations, chi-squared test and ANOVA.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Import, manage, manipulate, structure data files and visualize data using R programming.
- CO2.** Identify trends and patterns in data using Marginal, Conditional distributions and Statistical transformations.
- CO3.** Analyse data using sampling and probability distribution methods and compute confidence intervals for statistical inference.
- CO4.** Apply chi-squared goodness-of-fit test, Pearson's χ^2 -statistic and ANOVA to investigate the distribution of data.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	2	-	-	-	-
CO2	3	2	-	-	-	-
CO3	2	2	-	-	-	-
CO4	3	2	-	-	-	-
Course Correlation Mapping	3	2	-	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: INTRODUCTION

(05 Periods)

Data, R's command line, Variables, Functions, The workspace, External packages, Data sets, Data vectors, Functions, Numeric summaries, Categorical data.

Module 2: BIVARIATE AND MULTIVARIATE DATA

(07 Periods)

Lists, Data frames, Paired data, Correlation, Trends, Transformations, Bivariate categorical data, Measures of association, Two-way tables, Marginal distributions, Conditional distributions, Graphical summaries, Multivariate data - Data frames, Applying a function over a collection, Using external data, Lattice graphics, Grouping, Statistical transformations.

Module 3: POPULATIONS

(06 Periods)

Populations, Discrete random variables, Random values generation, Sampling, Families of distributions, Central limit theorem, Statistical Inference - Significance tests, Estimation, Confidence intervals, Bayesian analysis.

Module 4: CONFIDENCE INTERVALS

(06 Periods)

Confidence intervals for a population proportion, μ - population mean, other confidence intervals, Confidence intervals for differences, Confidence intervals for the median, Significance test - Significance test for a population proportion, Significance test for the mean (t-tests), Significance tests and confidence intervals, Significance tests for the median.

Module 5: GOODNESS OF FIT

(06 Periods)

The chi-squared goodness-of-fit test, The multinomial distribution, Pearson's χ^2 -statistic, chi-squared test of independence and homogeneity, Goodness-of-fit tests for continuous distributions, ANOVA - One-way ANOVA, Using lm for ANOVA.

Total Periods: 30

EXPERIENTIAL LEARNING

1. The data set baby boom (Using R) contains data on the births of 44 children in a one-day period at a Brisbane, Australia, hospital. Compute the skew of the wt variable, which records birth weight. Is this variable reasonably symmetric or skewed? The variable running. Time records the time after midnight of each birth. The command diff (running. Time) records the differences or inter-arrival times. Is this variable skewed?
2. An elevator can safely hold 3, 500 pounds. A sign in the elevator limits the passenger count to 15. If the adult population has a mean weight of 180 pounds with a 25-pound standard deviation, how unusual would it be, if the central limit theorem applied, that an elevator holding 15 people would be carrying more than 3, 500 pounds?
3. The data set MLB Attend (Using R) contains attendance data for Major League Baseball between the years 1969 and 2000. Use lm to perform a t-test on attendance for the two levels of league. Is the difference in mean attendance significant? Compare your Results to those provided by t-test.

RESOURCES

TEXT BOOKS:

1. John Verzani, Using R for Introductory Statistics, CRC Press, 2nd Edition, 2014.
2. Sudha G Purohit, Sharad D Gore, Shailaja R Deshmukh, Statistics Using R, Narosa Publishing house, 2nd Edition, 2021.

REFERENCE BOOKS:

1. Francisco Juretig, R Statistics Cookbook, Packt Publishing, 1st Edition, 2019.
2. Prabhanjan N. Tattar, Suresh Ramaiah, B. G. Manjunath, A Course in Statistics with R, Wiley, 2018.

VIDEO LECTURES:

1. https://onlinecourses.nptel.ac.in/noc21_ma76/preview
2. https://onlinecourses.nptel.ac.in/noc19_ma33/preview
3. <https://youtu.be/WbKiJe5OkUU?list=PLFW6IRTa1g83jjpIOte7RuEYCwOJa-6Gz>
4. <https://youtu.be/svDAkvh6utM?list=PLFW6IRTa1g83jjpIOte7RuEYCwOJa-6Gz>
5. <https://nptel.ac.in/courses/111104120>

WEB RESOURCES:

1. <https://www.geeksforgeeks.org/r-statistics/>
2. <https://www.geeksforgeeks.org/r-programming-exercises-practice-questions-and-solutions/>
3. https://www.w3schools.com/r/r_stat_intro.asp
4. https://www.w3schools.com/r/r_stat_intro.asp
5. <https://statsandr.com/blog/descriptive-statistics-in-r/>

SCHOOL CORE

Course Code	Course Title	L	T	P	S	C
25LG207601	TECHNICAL REPORT WRITING	2	-	-	-	2
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: This course deals with preparing effective technical documents for both written and digital media, with particular emphasis on technical memos, problem-solving and decision-making reports, and organizational, product-support, and technical-information webs.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Demonstrate knowledge of Technical Report Writing and structures with a scientific attitude.
- CO2.** Analyze the process of writing in preparing effective reports.
- CO3.** Demonstrate styles of writing for Publication in a Scientific Journal.
- CO4.** Apply the process of referencing and editing techniques for effective communication in written documents.
- CO5.** Analyze the strategies in the technical report presentation.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
C01	-	-	-	-	3	-
C02	-	-	-	-	3	-
C03	-	-	-	-	3	-
C04	-	-	-	-	3	-
C05	-	-	-	-	3	-
Course Correlation Mapping	-	-	-	-	3	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: INTRODUCTION TO TECHNICAL REPORT WRITING (06 Periods)

Concepts of Technical Report, Types of Reports, Planning Technical Report Writing, Components of a Technical Report, Report Writing in Science and Technology, Selecting and Preparing a Title, Language Use in Report Writing.

Module 2: PROCESS OF WRITING (06 Periods)

Writing the 'Introduction', Writing the 'Materials and Methods', Writing the Findings/Results, Writing the 'Discussion', Preparing and using 'Tables'.

Module 3: STYLE OF WRITING (06 Periods)

Preparing and using Effective 'Graphs', Citing and Arranging References-I, Citing and Arranging References –II, Writing for Publication in a Scientific Journal.

Module 4: REFERENCING (06 Periods)

Literature citations, Introductory remarks on literature citations, Reasons for literature citations, Bibliographical data according to ISO standards, Citations in the text, Copyright, and copyright laws, the text of the Technical Report, Using a word processing and desktop publishing (DTP) systems, Document or page layout, hints on editing Typographic details, Cross-references.

Module 5: PRESENTATION (06 Periods)

Presentation with appropriate pointing, Dealing with intermediate questions, Review and analysis of the presentation, Rhetoric tips from A to Z.

Total Periods: 30

EXPERIENTIAL LEARNING

1. Prepare a report on technologies of modern times that enriched the originality of research works and their impacts on society concerning plagiarism.
2. Make PowerPoint presentations on the various style of writing academic reports.
3. Error-free Reports are so important for successful communication and sharing of information. Prepare a detailed chart on proofreading techniques to make a report effective and error-free.
4. Design a logo for a company and write down the copy-right laws for that.
5. Read research articles from any international journal of science and technology and differentiate research writing from other academic and non-academic writings.
6. Write an organizational memo Include a heading, introduction, and summary at the beginning of your memo, and present the details of your discussion in a logical order. Use headings and topic or main-idea sentences to clarify the organization.
7. Prepare an appraisal report on the staff performance of your company.
8. Prepare a PowerPoint presentation on the annual performance report of a company.
9. Critically review and write a report on any one of the recently released products.
10. Read the newspaper and write a detailed report about the content coverage and analyse the factors for the popularity of the newspaper.

RESOURCES

TEXTBOOK

1. RC Sharma and Krishna Mohan, "Business Correspondence and Report Writing", McGraw-Hill Publishing, 3rd Edition, 2005 (reprint).
2. Patrick Forsyth, "How to Write Reports and Proposals", The Sunday Times, Kogan Page, New Delhi, Revised 2nd Edition, 2010.

REFERENCE BOOKS:

1. John Seely, "The Oxford Writing & Speaking", Oxford University Press, Indian Edition
2. Anne Eisenberg, "A Beginner's Guide to Technical Communication", McGraw-Hill Education (India) Private Limited, New Delhi, 2013.

VIDEO LECTURES:

1. <https://vimeo.com/143714818>
2. https://digitalmedia.sheffield.ac.uk/media/002.+The+Anatomy+of+a+Technical+Report/1_u8wntcge

WEB RESOURCES:

1. <http://www.resumania.com/arcindex.html>
2. <http://www.aresearchguide.com/writing-a-technical-report.htm>
3. [http://www.sussex.ac.uk/ei/internal/forstudents/engineeringdesign/studyguides/tec report writing](http://www.sussex.ac.uk/ei/internal/forstudents/engineeringdesign/studyguides/tec%20report%20writing)

SCHOOL CORE

Course Code	Course Title	L	T	P	S	C
25MG207601	PROJECT MANAGEMENT	2	-	-	-	2
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: To understand the importance of decision-making while implementing any project and interpret and discuss the results of qualitative and quantitative analysis

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Understand the basic introduction to project management.
- CO2.** Apply the methods of project identification and selection.
- CO3.** Understand project allocation methods and evaluation.
- CO4.** Analyse the techniques for project time, review, and cost.
- CO5.** Understand the factors of risk and quality of a project.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	2	1	2	1	-	-
CO2	1	1	2	2	-	-
CO3	2	2	1	2	1	-
CO4	3	1	2	2	1	-
CO5	2	2	1	2	1	1
Course Correlation Mapping	2	2	2	2	1	1

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: INTRODUCTION

(05 Periods)

Concept of project management, project definition and key features of projects, project life cycle phases, typical project management issues, basic project activities

Module 2: PROJECT IDENTIFICATION AND SELECTION

(06 Periods)

Identification and screening (brainstorming, strength and weakness in the system, environmental opportunities and threats), Project evaluation methods- Payback period, Net present value, Internal rate of return and project evaluation under uncertainty.

Module 3: PROJECT RESOURCE MANAGEMENT

(07 Periods)

Scheduling resources, resource allocation methods, project crashing and resource leveling, working of systems, design of systems, project work system design, project execution plan, project procedure manual project control system, planning scheduling and monitoring

Module 4: TIME AND COST MANAGEMENT

(05 Periods)

Time Management-Network diagram, forward and backward pass, critical path, PERT and CPM, AOA and AON methods, tools for project network, Cost management-earned value method

Module 5: RISK AND QUALITY MANAGEMENT

(07 Periods)

Risk identification, types of risk, risk checklist, risk management tactics, risk mitigation and contingency planning, risk register, communication management, Quality assurance and quality control, quality audit, methods of enhancing quality

Total Periods: 30

EXPERIENTIAL LEARNING

1. Refer to any video lecture on project evaluation methods and give a brief seminar using PPT.
2. Select any company wherein you will get the details of activities and time and draw the project network diagram and submit a report.

3.

Activity	Predecessor Activity	Normal Time (Weeks)	Crash Time (Weeks)	Normal Cost (Rs.)	Crash Cost (Rs.)
A	-	4	3	8,000	9,000
B	A	5	3	16,000	20,000
C	A	4	3	12,000	13,000
D	B	6	5	34,000	35,000
E	C	6	4	42,000	44,000
F	D	5	4	16,000	16,500
G	E	7	4	66,000	72,000
H	G	4	3	2,000	5,000

Determine a crashing scheme for the above project so that the total project time is reduced by 3 weeks.

4. Collect any case study that discusses the process of probability calculation of success of the project and submit a report.

RESOURCES

TEXT BOOKS:

1. R.Panneerselvam and P.Senthil Kumar (2013), Project Management, PHI Learning Private Limited.
2. Prasanna Chandra (2014), Projects: Planning, Analysis, Selection, Financing, implementation, and Review.

REFERENCE BOOKS:

1. A Guide to the Project Management Body of Knowledge: (PMBOK Guide) by Project Management Institute, 2013.
2. Gopala Krishnan & Rama Murthy, A Text book of Project Management, McMillan India.
3. S. Choudhary (2004), Project Management, Tata McGraw Hill Publication.

VIDEO LECTURES:

1. https://onlinecourses.nptel.ac.in/noc19_mg30/preview
2. <https://archive.nptel.ac.in/courses/110/104/110104073/>

WEB RESOURCES:

1. <https://www.pmi.org/about/learn-about-pmi/what-is-project-management>
2. <https://www.manage.gov.in/studymaterial/PM.pdf>

SCHOOL CORE

Course Code	Course Title	L	T	P	S	C
25MG207602	ESSENTIALS OF BUSINESS ETIQUETTES	2	-	-	-	2
Pre-Requisite						
Anti-Requisite						
Co-Requisite	-					

COURSE DESCRIPTION: This course is designed for learners who desire to improve their Business etiquette and professionalism.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Learn the principles of business etiquettes and professional behavior.
- CO2.** Understand the etiquettes for making business correspondence effective.
- CO3.** Develop awareness of dining and multicultural etiquettes.
- CO4.** Demonstrate an understanding of professionalism in terms of workplace behaviors and workplace relationships.
- CO5.** Understand attitudes and behaviors consistent with standard workplace expectations.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	1	1	-	-	-	1
CO2	1	1	2	1	-	1
CO3	2	-	2	-	1	-
CO4	1	2	-	1	-	-
CO5	1	2	1	-	-	-
Course Correlation Mapping	2	2	2	1	1	1

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: BUSINESS ETIQUETTES- AN OVERVIEW (06 Periods)

Significance of Business Etiquettes in 21st Century- Professional Advantage; Need and Importance of Professionalism; Workplace Etiquette: Etiquette for Personal Contact- Personal Appearance, Gestures, Postures, Facial Expressions, Eye-contact, Space distancing

Module 2: COMMUNICATION SKILLS (06 Periods)

Understanding Human Communication, Constitutive Processes of Communication, Language as a tool of communication, Barriers to Effective communication, and Strategies to Overcome the Barriers.

Module 3: TEAMWORK AND LEADERSHIP SKILLS (06 Periods)

Concept of Teams; Building effective teams; Concept of Leadership and honing Leadership skills. Personality: Meaning & Definition, Determinants of Personality, Personality Traits, Personality and Organisational Behaviour Motivation: Nature & Importance, Herzberg's Two Factor theory, Maslow's Need Hierarchy theory, Alderfer's ERG theory

Module 4: INTERVIEW SKILLS (06 Periods)

Interview Skills: in-depth perspectives, Interviewer and Interviewee, Before, During and After the Interview, Tips for Success. Meeting Etiquette: Managing a Meeting-Meeting agenda, Minute taking,; Duties of the chairperson and secretary; Effective Meeting Strategies - Preparing for the meeting, Conducting the meeting, Evaluating the meeting

Module 5: DECISION-MAKING AND PROBLEM-SOLVING SKILLS (06 Periods)

Decision-Making and Problem-Solving Skills: Meaning, Types and Models, Group and Ethical Decision-Making, Problems and Dilemmas in application of these skills. Conflict Management: Conflict - Definition, Nature, Types and Causes; Methods of Conflict Resolution.

Total Periods:30

EXPERIENTIAL LEARNING

LIST OF EXPERIMENTS:

1. Collect the case studies related to successful leaders and their traits.
2. Conduct a mock interview showcasing interview skills.
3. The case studies will be collected as Assignments and the same will be evaluated.

RESOURCES

TEXT BOOKS:

1. Barbara Pachter, Marjorie Brody. Complete Business Etiquette Handbook. Prentice Hall, 2015.
2. Mahan and, Anand. English for Academic and Professional Skills. Delhi: McGraw, 2013. Print.

REFERENCE BOOKS:

1. Pease, Allan and Barbara Pease. The Definitive Book of Body Language. New Delhi: Manjul Publishing House, 2005.
2. Rani, D Sudha, TVS Reddy, D Ravi, and AS Jyotsna. A Workbook on English Grammar and Composition. Delhi: McGraw, 2016.

VIDEO LECTURES:

1. <https://www.youtube.com/watch?v=NqlfZOPMqjA>
2. <http://www.nitttrc.edu.in/nptel/courses/video/109104107/L24.html>

WEB RESOURCES:

1. <http://elibrary.gci.edu.np/bitstream/123456789/685/1/BM-783%20The%20Essential%20Guide%20to%20Business%20Etiquette%20by%20Lillian%20H.%20Chaney%2C%20Jeanette%20S.%20Martin.pdf>
2. The Essentials of Business Etiquette: How to Greet, Eat, and Tweet Your Way to Success by Barbara Pachter (E-book) - Read free for 30 days (everand.com)

PROGRAM CORE

Course Code	Course Title	L	T	P	S	C
25EC202002	ANALOG CMOS VLSI DESIGN	3	-	3	-	4.5
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: This course provides a detailed discussion and hands-on experience on MOS device physics, characteristics of amplifiers, feedback circuits and operational amplifiers, Stability and frequency compensation of operational amplifiers, Nonlinear Analog circuits & other applications.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Analyze single stage amplifiers, current mirrors, and differential amplifiers for opamp based data converter applications.
- CO2.** Analyze the frequency response of various amplifiers along with equivalent noise models, feedback amplifiers and operational amplifiers for improving performance of filters and instrumentation amplifiers.
- CO3.** Apply appropriate stability and frequency compensation techniques and Bandgap references for stable and high speed designs.
- CO4.** Apply techniques to develop switched capacitor circuits, oscillators and PLL.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	2	2	-	-	-
CO2	3	2	2	-	-	-
CO3	3	2	3	-	-	-
CO4	3	2	3	-	-	-
Course Correlation Mapping	3	2	3	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: BASIC MOS DEVICE PHYSICS AND SINGLE STAGE (11 Periods) AMPLIFIERS

Basic MOS Device Physics: General Considerations, MOS I/V Characteristics, Second-Order Effects.

Single Stage Amplifiers: Basic Concepts, Common-Source Stage, Source follower, Common Gate Stage, Cascode Stage, Differential Amplifiers-Single Ended and Differential Operation, Basic Differential Pair. Passive and Active Current Mirrors.

Module 2: FREQUENCY RESPONSE AND NOISE CHARACTERISTICS (08 Periods) OF AMPLIFIERS

Frequency Response-General Considerations, Common-Source Stage, Source follower, Common Gate Stage, Cascode Stage, Differential pair.

Noise-Statistical Characteristics of Noise, Noise in Single Stage Amplifiers, Noise in Differential Pairs.

Module 3: FEEDBACK CIRCUITS AND OPERATIONAL AMPLIFIERS (10 Periods)

Feedback Circuits - General considerations, Feedback Topologies, Effect of Loading, Effect of Feedback on Noise.

Operational Amplifiers - General considerations, One-stage Op Amps, Two - stage Op Amps, Gain Boosting, Input range limitations, slew rate, power supply rejection, Noise in Op Amps.

Module 4: STABILITY & FREQUENCY COMPENSATION AND (08 Periods) BANDGAP REFERENCES

Stability & Frequency Compensation: General considerations, Multipole Systems, Phase Margin, Frequency Compensation, Compensation of Two-Stage Op Amps.

Bandgap References: Supply-Independent Biasing, Temperature-independent References, PTAT Current Generation, Constant - Gm Biasing, Speed and Noise Issues.

Module 5: NONLINEAR ANALOG CIRCUITS & APPLICATIONS (08 Periods)

Sampling Switches, Switched-Capacitor Amplifiers, Switched capacitor integrator, Ring oscillators, Simple PLL.

Total Periods: 45

EXPERIENTIAL LEARNING

LIST OF EXERCISES:

1. Model the single stage amplifiers (Common Source Amplifier, Common Drain Amplifier, Common Gate Amplifier) using SPICE Language, develop their schematic and layout to evaluate the Parameters like Gain, Output Resistance, Power Dissipation, etc.
2. Model the Differential Amplifiers using SPICE Language, develop their schematic and layout to evaluate the Parameters like Gain, Output Resistance, Power Dissipation, etc.
3. Model the Cascode Amplifiers using SPICE Language, develop their schematic and layout to evaluate the Parameters like Gain, Output Resistance, Power Dissipation, etc.
4. Model the Operational amplifiers using SPICE Language, develop their schematic and layout to evaluate the Parameters like gain, Output Resistance, Power Dissipation, etc.

5. Model the Feedback Amplifiers using SPICE Language, develop their schematic and layout to evaluate the Parameters like gain, Output Resistance, Power Dissipation, etc.
6. Model and apply the gain boosting techniques to CMOS amplifiers using SPICE Language, develop their schematic and layout to evaluate the Parameters like Gain, Power Dissipation, etc.
7. Model and apply the frequency compensation techniques to CMOS amplifiers using SPICE Language, develop their schematic and layout to obtain their frequency response.
8. Model Bandgap Reference Circuits by using SPICE Language, develop their schematic and layout to obtain their Characteristics.
9. Model Sampling Switches using SPICE Language, develop their schematic and layout to obtain their characteristics.
10. Model Switched Capacitor Amplifier and Integrator using SPICE Language, develop their schematic and layout to obtain their characteristics.
11. Model Ring Oscillator using SPICE Language, develop their schematic and layout to obtain their characteristics.
12. Model Phase Locked Loop using SPICE Language, develop their schematic and layout to obtain their characteristics.

RESOURCES

TEXT BOOKS:

1. Behzad Razavi, Design of Analog CMOS Integrated Circuit, Tata-McGrawHill, 2nd Edition, 2017.

REFERENCE BOOKS:

1. D.A. John & Ken Martin, Analog Integrated Circuit Design, John Wiley, 2nd Edition, 2013.
2. Philip Allen & Douglas Holberg, CMOS Analog Circuit Design, Oxford University Press, 3rd Edition, 2013.

SOFTWARE/TOOLS:

1. Software: Cadence/ synopsys/ mentor graphics/ DSCH and Microwind Tools/ Symica TCAD Tools

VIDEO LECTURES:

1. <https://nptel.ac.in/courses/117101105>
2. https://onlinecourses.nptel.ac.in/noc21_ee51/preview
3. https://www.udemy.com/course/analog_ic_design_overview/

PROGRAM CORE

Course Code	Course Title	L	T	P	S	C
25EC202003	DIGITAL CMOS VLSI DESIGN	3	-	3	-	4.5
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: This course provides a detailed discussion and hands-on experience on Characteristics of CMOS digital circuits; Transistor sizing; memory design; Design strategies; Design of subsystems.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Analyze the characteristics of CMOS Inverter and Design combinational and sequential logic circuits using various design styles.
- CO2.** Analyze timing issues to improve the performance of sequential logic circuits.
- CO3.** Design memories and sub systems using CMOS logic for high speed networks.
- CO4.** Understand design methodologies and tools at various levels of abstraction.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	3	-	-	-	-
CO2	3	3	-	-	-	-
CO3	3	-	-	-	-	-
CO4	3	3	-	-	-	-
Course Correlation Mapping	3	3	-	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: CMOS INVERTER CHARACTERISTICS AND DESIGN (09 Periods) STYLES

MOS Inverters: Introduction, Definitions and Properties, Static CMOS Inverter, Static and Dynamic Power Dissipation, CMOS inverter delay time definitions and calculations.

Designing Combinational Logic Gates in CMOS: Introduction, Static CMOS Design, Dynamic CMOS Design, Domino and NORA logic, Power Consumption in CMOS Gates.

Module 2: DESIGNING SEQUENTIAL LOGIC GATES IN CMOS (10 Periods)

Introduction, Static Sequential Circuits, Dynamic Sequential Circuits, Non-Bistable Sequential Circuit, Logic Style for Pipelined Structures.

Timing Issues in Digital Circuits: Introduction, Clock Skew and Sequential Circuit Performance, Clock Generation and Synchronization

Module 3: HIGH SPEED NETWORK AND MEMORY DESIGN (09 Periods)

Methods of Logical Effort for transistor sizing - Power consumption in CMOS Gates, Low power CMOS design. CMOS Memory design – SRAM, DRAM.

Module 4: SUBSYSTEM DESIGN PROCESS (09 Periods)

General arrangement of 4-bit Arithmetic Processor, Design of 4-bit shifter, Design of ALU sub-system, Implementing ALU functions with an adder, Multipliers, modified Booth's algorithm

Module 5: DESIGN METHODOLOGY AND TOOLS (08 Periods)

Introduction, Structured Design Strategies, Design Methods, Design Flows, Design Economics, Data Sheets and Documentation.

Total Periods: 45

EXPERIENTIAL LEARNING

List of Exercises:

Design, Synthesize and Implement the following logic circuits using LT Spice:

1. CMOS inverter.
2. Transmission Gate.
3. Pseudo static Circuit.
4. True Single phase clocked Edge Triggered Circuit.
5. B is table Sequential Circuit
6. A stable Sequential Circuit
7. Dynamic CMOS
8. SRAM& DRAM
9. 4-bit shifter
10. ALU sub-system
11. Sequential Circuit with and without Pipelining
12. 4-bit Arithmetic Processor

RESOURCES

TEXT BOOKS:

1. Jan M Rabaey, Digital Integrated Circuits, Pearson Education, 2nd Edition, 2003
2. Sung-Mo Kang & Yusuf Leblebici, CMOS Digital Integrated Circuits, McGraw Hill, 3rd edition, 2003
3. Kamran Eshraghian, Douglas A.Pucknell and Sholeh Eshraghian, Essential of VLSI Circuits and Systems, PHI, 1st edition, 2005
4. Neil H. E. Weste, David Money Harris, CMOS VLSI Design-A Circuit and Systems Perspective", Pearson, 4th Edition, 2011

REFERENCE BOOKS:

1. Eugene D Fabricus, Introduction to VLSI Design, McGraw Hill International Edition, 1990
2. John P.Uyemura, Introduction to VLSI Circuits and Systems, John Wiley & sons, 1st Edition, 2002

SOFTWARE /TOOLS:

1. Software: LTSPICE.
2. Hardware: Personal Computer with necessary peripherals, configuration and operating System.

VIDEO LECTURES:

1. <https://www.digimat.in/nptel/courses/video/108107129/L01.html>

WEB RESOURCES:

1. https://kanchiuniv.ac.in/coursematerials/VLSI%20Design%20_%20GSK.pdf
2. https://www.tutorialspoint.com/vlsi_design/vlsi_design_sequential_mos_logic_circuits.htm
3. https://www.researchgate.net/publication/353463964_Design_and_Optimization_of_4-BIT_Static_RAM_and_4-BIT_Dynamic_RAM_for_Compact_and_Portable_Devices.
4. <https://slideplayer.com/slide/5005787/>.
5. https://www.researchgate.net/publication/337144112_Enhanced_Modified_Booth_Encoding_Technique_for_Signal_Processing_Application.

PROGRAM CORE

Course Code	Course Title	L	T	P	S	C
25EC202004	TESTING AND TESTABILITY	3	-	3	-	4.5
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: This course provides knowledge in generation of test vectors for digital systems, to analyse and test various faults in digital system design and develop fault free applications, testing Combinational Circuits and Sequential Circuits, DFT Approaches and BIST Concepts.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Analyze Modelling of Digital Circuits at various levels of abstraction and various types of logic Simulations.
- CO2.** Understand the various fault models, reduction techniques to apply for fault sampling and simulation.
- CO3.** Apply the automatic test generation techniques for testing Single Stuck at Faults and bridging faults in digital circuits.
- CO4.** Analyze the various testing and validation approaches and Built-In Self-Test architectures for testing digital circuits.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	-	3	-	-	-
CO2	3	3	-	-	-	-
CO3	3	-	-	-	-	-
CO4	3	-	-	-	-	-
Course Correlation Mapping	3	3	3	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: INTRODUCTION TO TESTING

(08 Periods)

Modeling - Modeling Digital Circuits at Logic Level, Register Level and Structural Models. Level of Modeling, Logic Simulation- Types of Simulation, Delay Models, Element Evaluation, Hazard Detection, Gate Level Event Driven Simulation.

Module 2: FAULT MODELING AND SIMULATION

(09 Periods)

Logic Fault Models, Fault Detection and Redundancy, Fault Equivalence and Fault Location, Fault Dominance, Fault Simulation Techniques, Fault Sampling.

Module 3: TESTING FOR STUCK FAULTS

(09 Periods)

ATG for SSFs in Combinational Circuits and Sequential Circuits, Detection of Non feedback and Feedback Bridging Faults.

Module 4: DESIGN FOR TESTABILITY & TIMING VALIDATION

(09 Periods)

Controllability and Observability, Scan-Based Designs and Architecture, Board-Level and System-Level DFT Approaches, Compression Techniques, Static Timing Analysis (STA) - Setup/Hold Violations, Timing Paths, Constraints, Timing Reports, Clock Domain Crossing (CDC) - Meta stability, Synchronizers, Glitch Avoidance, Verification Strategies.

Module 5: BUILT-IN SELF TEST

(10 Periods)

Introduction to BIST Concepts, Test - Pattern Generation, off-line BIST Architectures, Specific BIST Architectures - CSBL, BEST, RTS, LOCST, STUMPS, CBIST, CEBS, RTD, SST, CATS, CSTP, BILBO. Memory BIST, Logic BIST, Scan BIST Techniques.

Total Periods: 45

EXPERIENTIAL LEARNING

List of Exercises:

Design, model and analyse the following using xilinx vivado tool:

1. RTL Modeling of Digital Circuits - Create logic-level and register-level Verilog modules for combinational and sequential circuits.
2. Simulation and Hazard Detection - Simulate designs to observe glitches/hazards using waveform viewer.
3. Gate-Level Simulation - Perform post-synthesis simulation to understand gate-level behavior and observe net delays.
4. Stuck-at Fault Injection & Analysis - Manually modify RTL to inject stuck-at faults and simulate test vectors for detection.
5. Test bench Development for Fault Detection - Develop test benches for detecting specific stuck-at or bridging faults.
6. Scan Chain Design (Full Scan) - Implement scan chain manually using multiplexers and simulate the scan shifting process.
7. Built-In Self-Test (BIST) for Combinational Circuit - Implement an LFSR and MISR for pseudo-random testing and signature analysis.
8. Design and Verification of LFSR/PRPG - Create an 8-bit LFSR to generate test vectors for BIST circuits.
9. Static Timing Analysis (STA) - Use Vivado's timing analysis to examine setup/hold violations and critical paths.

10. Clock Domain Crossing (CDC) with Synchronizers - Implement dual flip-flop synchronizer for CDC and verify glitch-free transfer.
11. Timing Constraints and Multicycle Paths - Define timing constraints using .xdc and analyze multicycle/false paths.
12. Path Delay Analysis in Sequential Circuit - Identify and analyze critical timing paths between registers.

RESOURCES

TEXT BOOKS:

1. Miron Abramovici, Melvin A. Breur, Arthur D.Friedman, Digital Systems Testing and Testable Design, Wiley, 1st Edition, 1994.

REFERENCE BOOKS:

1. Alfred L. Crouch, Design for Test for Digital ICs & Embedded Core Systems, Prentice Hall PTR, 1st Reprint Edition, 1999.
2. Robert J. Feugate, Jr., Steven M.McIntyre, Introduction to VLSI Testing, Prentice Hall, 1st Illustrated Edition, 1998.
3. J. Bhasker, Rakesh Chadha, Static Timing Analysis for Nano meter Designs: A Practical Approach, Springer, 2009.

SOFTWARE /TOOLS:

Software: Xilinx Vivado Tool.

Hardware: Personal Computer with necessary peripherals, configuration and operating System.

VIDEO LECTURES:

1. <https://www.digimat.in/nptel/courses/video/117103125/L01.html>
2. <https://nptel.ac.in/courses/117103125>
3. <https://nptel.ac.in/courses/106103016/21>
4. <https://nptel.ac.in/courses/106105161/5>

WEB RESOURCES:

1. <http://www2.eng.cam.ac.uk/~dmh/4b7/resource/section16.htm>

PROGRAM CORE

Course Code	Course Title	L	T	P	S	C
25EC201005	ARTIFICIAL INTELLIGENCE AND MACHINE LEARNING FOR EMBEDDED SYSTEMS	3	-	-	-	3

Pre-Requisite -

Anti-Requisite -

Co-Requisite -

COURSE DESCRIPTION: This course focuses on the integration of AI and ML techniques in embedded systems, enabling intelligent behaviour in edge devices. It explores lightweight ML models, real-time inference, hardware optimization, and deployment on microcontrollers and SoCs. Applications include smart sensors, autonomous systems, predictive maintenance, and real-time analytics in IoT and automotive domains.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Understand the fundamentals of AI/ML and their application in embedded systems.
- CO2.** Learn about hardware constraints and optimization for edge ML.
- CO3.** Explore ML deployment on platforms like Arduino, Raspberry Pi, and ARM Cortex-M.
- CO4.** Study frameworks such as Tensor Flow Lite, Edge Impulse, and MicroTVM.
- CO5.** Develop real-time intelligent embedded applications.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	2	-	-	-	-
CO2	3	3	-	-	-	-
CO3	3	3	-	-	-	-
CO4	3	2	2	-	-	-
CO5	3	2	2	2	-	-
Course Correlation Mapping	3	3	2	2	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: INTRODUCTION TO AI/ML AND EMBEDDED SYSTEMS (09 Periods)

Basics of Artificial Intelligence and Machine Learning, Types of ML: Supervised, Unsupervised, Reinforcement, Role of AI in Embedded Systems, Overview of Embedded System Architectures, Edge computing vs. cloud AI.

Module 2: MACHINE LEARNING ALGORITHMS FOR EDGE DEVICES (09 Periods)

Linear and Logistic Regression, Decision Trees and Random Forest, k-NN, k-Means, Neural Networks (ANN basics), Evaluation metrics: accuracy, precision, recall.

Module 3: HARDWARE AND SOFTWARE FOR AI ON EMBEDDED SYSTEMS (09 Periods)

Microcontrollers and SoCs (ARM Cortex-M, ESP32, etc.), Memory and power constraints, Introduction to AI accelerators (NPU, GPU), ML libraries: Tensor Flow Lite Micro, Edge Impulse, Tiny ML, Micro TVM.

Module 4: MODEL OPTIMIZATION AND DEPLOYMENT (09 Periods)

Model compression, pruning, and quantization, Conversion and deployment (e.g., Tensor Flow to TF Lite), Real-time inference challenges, Case study: deploying a model on Arduino Nano 33 BLE Sense, Tools: TVM, CMSIS-NN, STM32Cube.AI.

Module 5: APPLICATIONS AND CASE STUDIES (09 Periods)

Smart wearables and voice assistants, Predictive maintenance in IIoT, Autonomous drones and robots, Computer vision at the edge (e.g., face detection using Open MV), Hands-on: Gesture recognition, keyword spotting.

Total Periods: 45

EXPERIENTIAL LEARNING

1. How would you decide which algorithm (e.g., decision tree, k-NN, or neural network) is best suited for a microcontroller-based system with limited memory?
2. Reflect on the challenges you faced during model deployment and how you resolved them.
3. Analyze how gesture recognition could be implemented in a wearable device using Tiny ML.
4. What design decisions did you make when choosing the model and hardware?

RESOURCES

TEXT BOOKS:

1. Pete Warden & Daniel Situnayake, Tiny ML: Machine Learning with Tensor Flow Lite on Arduino and Ultra-Low-Power Microcontrollers, O'Reilly Media, 2020.
2. S. Yalamanchili et al., Artificial Intelligence for Embedded Systems, Springer, 2021.
3. David Julian, Machine Learning Applications in Embedded Systems, Packet, 2022.

REFERENCE BOOKS:

1. Mehdi Rahmani, Machine Learning for Embedded Systems, Springer, 2021.
2. Vijay Madisetti and Arshdeep Bahga, Internet of Things: A Hands-On Approach, VPT, 2014.
3. Mohamed Ibnkahla, Signal Processing for Mobile Communications Handbook, CRC Press, 2004.

VIDEO LECTURES:

1. <https://www.youtube.com/watch?v=1IXNFks23qE>
2. https://www.youtube.com/watch?v=Thg_EK9xxVk

WEB RESOURCES:

1. <https://www.tensorflow.org/lite/microcontrollers>
2. <https://www.edgeimpulse.com>
3. <https://www.tinyml.org>
4. <https://github.com/tensorflow/tflite-micro>

PROGRAM CORE

Course Code	Course Title	L	T	P	S	C
25EC201006	ADVANCED COMPUTER ARCHITECTURE	3	-	-	-	3
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION:

This course provides a detailed discussion on Parallel computer models and network properties, Principles of scalable performance, Linear and nonlinear pipelining, Multiprocessors and multicomputer, Multi-vector and SIMD computers, Instruction level parallelism, Parallel languages and compilers, Parallel programming tools and environments.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Apply the knowledge of parallelism and principles of performance to assess the potential and limitations of parallel computing.
- CO2.** Design linear and nonlinear pipelines with collision free schedules to improve processor performance.
- CO3.** Analyze various shared memory organizations, cache synchronization and message passing mechanisms for implementing multiprocessor and multi computer systems.
- CO4.** Investigate the architectures of multiprocessors and SIMD array processors for developing high performance multi-vector computers.
- CO5.** Use appropriate parallel programming languages, compilers and environments for parallel program development.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	-	3	-	-	-
CO2	3	3	-	-	-	-
CO3	3	-	-	-	-	-
CO4	3	-	-	-	-	-
CO5	3	-	2	-	-	-
Course Correlation Mapping	3	3	3	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: THEORY OF PARALLELISM

(10 Periods)

Parallel Computer Models: Elements of modern computers, Evolution of computer architecture, Multiprocessors and multi-computers, Multi vector and SIMD computers.

Program and Network Properties: Conditions of parallelism, Program partitioning and scheduling, Program flow mechanisms, Network properties and routing, Static connection networks, Dynamic connection networks – Omega network, Baseline network.

Module 2: PRINCIPLES OF SCALABLE PERFORMANCE AND PIPELINING (08 Periods)

Principles of Scalable Performance: System attributes to performance, Performance metrics and measures – Parallelism profile in programs, Mean performance, Efficiency, utilization and quality; Speedup performance laws – Amdahl's law, Gustafson's law.

Pipelining: Linear pipeline processors - Asynchronous and synchronous models, Clocking and timing control, Speedup, efficiency and throughput; Nonlinear pipeline processors - Reservation and latency analysis, Collision-free scheduling, Pipe line schedule optimization.

Module 3: MULTIPROCESSORS AND MULTICOMPUTERS

(09 Periods)

Shared Memory Organizations: Interleaved memory organization, Bandwidth and fault tolerance, Memory allocation schemes.

Cache Coherence and Synchronization Mechanisms: The cache coherence problem, Snoopy bus protocols, Directory-based protocols, Hardware synchronization mechanisms.

Module 4: MULTIVECTOR AND SIMD COMPUTERS

(08 Periods)

Vector Processing Principles: Vector instruction types, Vector-access memory schemes.

Multi-vector Multiprocessors: Performance-directed design rules, Cray Y-MP, C-90, Fujitsu VP2000, Mainframes and Mini supercomputers.

SIMD Computer Organizations: Implementation models, CM-2 architecture, Mas Par MP-1 architecture.

Module 5: INSTRUCTION LEVEL PARALLELISM AND PARALLEL PROGRAM DEVELOPMENT

(10 Periods)

Instruction Level Parallelism: Problem definition, Compiler-detected instruction level parallelism, Operand forwarding, Register renaming, Tomasulo's algorithm, Branch prediction, Limitations, Thread level parallelism.

Parallel Program Development: Parallel languages and compilers, Code optimization– Scalar optimization with basic blocks, Local and global optimizations, vectorization and parallelization methods; Software tools and environments for parallel programming.

Total Periods: 45

Topics for self-study are provided in the lesson plan.

EXPERIENTIAL LEARNING

1. Compare static and dynamic interconnection networks in terms of latency, scalability, and fault tolerance.
2. What trade-offs exist between throughput and latency in a linear vs. nonlinear pipeline processor?
3. Evaluate the differences in implementation between CM-2 and Mas Par MP-1 for data-parallel tasks.
4. How would you optimize a sequential program to exploit parallelism using compiler-based techniques?

RESOURCES

TEXT BOOKS:

1. Kai Hwang, Naresh Jotwani, Advanced Computer Architecture, McGraw Hill, 3rd Edition, 2015.

REFERENCE BOOKS:

1. John Hennessy, David Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, 6th Edition, 2017.
2. William Stallings, Computer Organization and Architecture: Designing for Performance, Pearson Education, 11th Edition, 2018.
3. John Paul Shen, Mikko H. Lipasti, Modern Processor Design: Fundamentals of Superscalar Processors, Waveland Press Inc, 2013.

VIDEO LECTURES:

1. <https://nptel.ac.in/courses/106/103/106103206/>
2. https://www.youtube.com/playlist?list=PL1iLu2CSC9EWZMIh4_V5dGroMAwA84Lmz
3. https://www.youtube.com/watch?v=K8F8pKYaQcc&list=PL5Q2soXY2Zi-IymxXpH_9vIZCOeA7Yfn9

WEB RESOURCES

1. <https://www.coursera.org/learn/comparch>
2. <https://www.udemy.com/course/advance-computer-architecture-and-organization/>
3. <https://www.iitg.ac.in/asahu/cs523e/#CourseStrcut>

PROGRAM CORE

Course Code	Course Title	L	T	P	S	C
25EC202007	EMBEDDED SYSTEMS DESIGN	3	-	3	-	4.5

Pre-Requisite

Anti-Requisite -

Co-Requisite -

COURSE DESCRIPTION: This course provides a detailed discussion on MSP430 Architecture; Instruction Set; Programming; On-Chip Resources; Communication with peripherals; Embedded system design approaches.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Analyse MSP430 Architecture, Instruction Set, addressing modes to develop programs for various control applications using Assembly and Embedded C.
- CO2.** Solve Problems by analysing MSP430 On Chip Resources such as Timer, Clock System, Low Power Modes/techniques and Interrupt Structure.
- CO3.** Realize Mixed Signal Processing and Networking Applications, by analysing on-Chip Resources such as Comparator, ADC, Temperature Sensor, PWM and Communication Peripherals.
- CO4.** Analyse Language, IDE Support, Processor IC & Design Technologies, and System Modelling Techniques to capture behaviour of Embedded Prototype using suitable model.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	-	-	-	-	-
CO2	3	2	2	-	-	-
CO3	3	3	2	-	-	-
CO4	3	2	2	-	-	-
Course Correlation Mapping	3	3	2	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: ARCHITECTURE OF MSP430

(09 Periods)

Embedded Systems – Introduction, MSP430 - Anatomy of microcontroller, Memory, Software, Pin out (MSP430G2553), Functional Block diagram, Memory, CPU, and Memory mapped input and output, Clock generator; Exceptions- Interrupts and Resets.

Module 2: PROGRAMMING MSP430

(09 Periods)

Development Environment, Aspects of C for Embedded Systems, Assembly Language, Register Organization, Addressing Modes, Constant Generator and Emulated Instructions, Instruction Set, Example programs- Light LEDs, Read input from a switch; Automatic Control-Flashing light by delay, use of subroutines and Functions; Basic Clock System, Interrupts and Low Power Modes.

Module 3: TIMERS AND MIXED SIGNAL SYSTEMS

(09 Periods)

Timers - Watchdog Timer, RTC, Timer A, Measurement in capture mode, PWM generation; Mixed Signal Systems- Comparator A, ADC10 SAADC –Architecture, operation- Single Conversion, Temperature Sensor on ADC10, DTC in ADC10; ADC12 – Comparison with ADC10.

Module 4: COMMUNICATION PERIPHERALS & PROTOCOLS

(09 Periods)

MSP430 Communication Interfaces- USART,USCI, USI; Communication Protocols- SPI, Inter-integrated Circuit Bus, USB, CAN

Module 5: EMBEDDED SYSTEM DESIGN

(09 Periods)

Processor Technology, IC Technology, Design Technology, trade-offs. Model vs Language, System Modelling – Data Flow Model, FSM, FSMD, HCFSM, PSM, Concurrent Process Model & implementation.

Total Periods: 45

EXPERIENTIAL LEARNING

- I. Introduction to MSP430 launch pad and Programming Environment.
- II.
 1. Practice on usage of Instruction Set
 2. Read input from switch and Automatic control/flash LED (software delay).
 3. Interrupts programming example using GPIO.
 4. Configure watchdog timer in watchdog & interval mode.
 5. Configure timer block for signal generation (with given frequency).
 6. Read Temperature of MSP430 with the help of ADC.
 7. Test various Power Down modes in MSP430.
 8. Generation of Pulse Width Modulation.
 9. Use Comparator to compare the signal threshold level.
 10. Speed Control of DC Motor
 11. Master slave communication between MSPs using SPI.
 12. Networking MSPs using Wi-Fi System modelling using FSM.
 13. UML as design tool.
 14. Networks for embedded systems – SPI, I2C in proteus.
 15. Sensors using SPI, State Machines for I2C Communication.

RESOURCES

TEXT BOOKS:

1. John H. Davies, MSP430 Microcontroller Basics, Newnes Publications, 1st Edition, 2008
2. Santanu Chattopadhyay, Embedded System Design, PHI, 2010.
3. Frank Vahid, Tony D. Givargis, Embedded System Design – A Unified Hardware/Software Introduction, John Wiley, 2006

REFERENCE BOOKS:

1. Chris Nagy, Embedded Systems Design using the TI MSP30 Series, Newnes Publications, 2003.
2. JorgeonStaunstrup, Wayne Wolf, Hardware/Software Co-design Principles and Practice, Springer 2009.
3. Patrick R Schamont, A Practical Introduction to Hardware/Software Co-design, Springer publications, 2010
4. Raj Kamal, Embedded systems Architecture, Programming and Design, Tata McGraw-Hill, 2016.

SOFTWARE /TOOLS:

1. Software: Code Composer Studio, Energia, Proteus
2. Hardware: MSP430 launch pad, Wi-Fi booster pack, Associated accessories

VIDEO LECTURES:

1. <https://nptel.ac.in/courses/108102045>

WEB RESOURCES:

1. <https://www.udemy.com/course/embedded-system-design-using-uml-state-machines/>

PROGRAM ELECTIVE

Course Code	Course Title	L	T	P	S	C
25EC201008	NETWORK-ON-CHIP DESIGN	3	-	-	-	3

Pre-Requisite Co Design, System-on-Chip Design

Anti-Requisite -

Co-Requisite -

COURSE DESCRIPTION: This course provides a detailed discussion on NOC –Architecture Design, Switching Technique; Routing Algorithm; Fault tolerance; Testing; 3D NOC; Optical NOC.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Understand Network on-chip topologies, routing strategies and architectures to improve Quality of Service in communication applications.
- CO2.** Develop routing algorithms to solve problems of congestion and flow in multicast routing for 2D and 3D Mesh Networks.
- CO3.** Apply Security and Monitoring Services to reduce the occurrence of dead and Live lock condition during data transmission and Fault tolerance.
- CO4.** Analyze three-Dimensional Integration of Network-On-Chip for the development of Optical and 3D Network-On-Chip Architectures.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	-	-	-	-	-
CO2	3	-	-	-	-	-
CO3	3	3	-	-	-	-
CO4	3	3	2	-	-	-
Course Correlation Mapping	3	3	2	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: INTRODUCTION TO NOC

(09 Periods)

Introduction to No C, OSI layer rules in No C, Interconnection Networks in Network-on-Chip Network Topologies, Switching Techniques, Routing Strategies, Flow Control Protocol Quality-of-Service Support-Optical NOC.

Module 2: ARCHITECTURE DESIGN

(09 Periods)

Switching Techniques and Packet Format, Asynchronous FIFO Design, GALS Style of Communication, Wormhole Router Architecture Design, VC Router Architecture Design, Adaptive Router Architecture Design.

Module 3: ROUTING ALGORITHM

(08 Periods)

Packet routing-QoS, congestion control and flow control, router design, network link design, Efficient and Deadlock-Free Tree-Based Multicast Routing Methods, Path-Based Multicast Routing for 2D and 3D Mesh Networks, Fault-Tolerant Routing Algorithms, Reliable and Adaptive Routing Algorithms.

Module 4: TEST AND FAULT TOLERANCE OF NOC

(10 Periods)

Formal Verification of Communications in Networks, on-Chips Test and Fault Tolerance for Networks-on-Chip Infrastructures, Monitoring Services for Networks-on Chips.

Module 5: THREE-DIMENSIONAL INTEGRATION OF NETWORK-ON-CHIP:

(09 Periods)

Three-Dimensional Networks-on-Chips Architectures, A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures, Resource Allocation for QoS On-Chip Communication,

Total Periods: 45

Topics for self-study are provided in the lesson plan.

EXPERIENTIAL LEARNING

1. Develop a Network-On-Chip Architecture with Synchronous and Asynchronous FIFO Design.
2. Design an 8 port Network-On-Chip router with appropriate analysing technique.
3. Examine the fault tolerance techniques of Network-On-Chip Infrastructure.
4. Illustrate 3D Architectural view of Network-On-Chip Architecture.

RESOURCES

TEXT BOOKS:

1. Chrysostom's Nicopoulos, Vijay Krishnan Narayanan, Chita R.Das, "Networks-on - Chip Architectures Holistic Design Exploration", Springer.1st Edition, 2010.

REFERENCE BOOKS:

1. Fayezge bali, Haythameliligi, Hqahed Watheq E1-Kharashi "Networks-on-Chips theory and practice", 1ST Edition, 2017 CRC press.
2. Konstantinos Tata's and Kostas Siozios "Designing 2D and 3D Network-on-Chip Architectures" 1ST Edition, 2014.
3. Palesi, Maurizio, Daneshtalab, Masoud "Routing Algorithms in Networks-on-Chip" 1ST Edition, 2014.
4. Santanu Kundu, Santanu Chattopadhyay "Network-on-Chip: The Next Generation of System on-Chip Integration", 1ST Edition, 2017 CRC Press.

VIDEO LECTURES:

1. Multi-Core Computer Architecture - Course
2. <https://www.youtube.com/watch?v=TE4cJqrIHvI>

WEB RESOURCES:

1. Network on Chip – an Overview | ignitarium.com
2. Multi-Core Computer Architecture – Storage and Interconnects - Course (nptel.ac.in)
3. Networks on Chips: Structure and Design Methodologies (hindawi.com)
4. Microsoft PowerPoint - Ginosar NOC Tutorial ESA Sept 2009 for PDF.ppt

PROGRAM ELECTIVE

Course Code	Course Title	L	T	P	S	C
25EC201009	ULSI IC Fabrication	3	-	-	-	3
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: This course offers a detailed study of ULSI technology, covering key fabrication processes like lithography, etching, deposition, and metallization. It emphasizes CMOS, Bipolar, BiCMOS, and memory technologies, along with cleanroom practices and reliability analysis. Students gain both theoretical and practical insights into nanometer-scale IC manufacturing.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Understand cleanroom classifications, design and wafer-cleaning technologies used in ULSI fabrication processes.
- CO2.** Analyze the concepts of epitaxial growth, thermal processes and deposition techniques for dielectric and polysilicon films in semiconductor manufacturing
- CO3.** Apply lithography, etching, and metallization techniques used in ULSI processing and to achieve desired device patterns, structures and principles of process Integration.
- CO4.** Evaluate advanced assembly, packaging methods, and reliability concerns in scaled semiconductor devices.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	-	-	-	-	-
CO2	3	2	1	-	-	-
CO3	3	3	1	-	-	-
CO4	3	2	1	-	-	-
Course Correlation Mapping	3	3	1	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: CLEANROOM TECHNOLOGY

(09 Periods)

Cleanroom Technology- Introduction, cleanroom classification, cleanroom design concept, cleanroom installation, cleanroom operation, automation, related facility systems.

Wafer-cleaning technology- Introduction, basic concepts of wafer cleaning, Wet-cleaning technology, Dry-cleaning technology. ULSI Process Technology.

Module 2: EPITAXY AND OXIDATION

(09 Periods)

Epitaxy- Introduction, Fundamental Aspects of Epitaxy, Conventional Si Epitaxy, Low temperature Epitaxy of Si, Selective Epitaxial Growth of Si, Characterization of Epitaxial films.

Conventional and Rapid Thermal Processes- Introduction, Requirements for Thermal Processes, Rapid Thermal Processing.

Dielectric and Polysilicon Film Deposition- Introduction, Deposition Processes, APCVD and LPCVD Silicon Oxides, LPCVD Silicon Nitrides, LPCVD Polysilicon Films,

Module 3: LITHOGRAPHY AND ETCHING

(09 Periods)

Lithography- Introduction, Optical Lithography, Electron Lithography, X-Ray Lithography, Ion Lithography.

Etching- Introduction, Low-Pressure Gas Discharge, Etch Mechanisms, Selectivity and Profile Control, Reactive Plasma Etching Techniques and Equipment, Plasma Processing Processes, Diagnostics, End Point Control and Damage, Wet Chemical Etching.

Metallization- Metal Deposition Techniques, Silicide Process, CVD Tungsten Plug and Other Plug Processes, Multilevel Metallization, Metallization Reliability.

Module 4: PROCESS INTEGRATION

(09 Periods)

Process integration- Introduction, Basic Process Modules and Device Considerations for ULSI, CMOS Technology, Bipolar Technology, BiCMOS Technology, MOS Memory Technology, Process Integration Considerations in ULSI Fabrication Technology.

Module 5: Assembly, packaging& Reliability

(09 Periods)

Assembly and Packaging-Introduction, package types, ULSI Assembly Technologies, Package Fabrication Technologies, Package Design Considerations, Special Package Considerations, Other ULSI Packages.

Reliability- Introduction, Hot Carrier Injection, Electro migration, Stress Migration, Oxide Breakdown, Effect of Scaling on Device Reliability, Relations between DC and AC Lifetimes, Some Recent ULSI Reliability Concerns, Mathematics of Failure Distribution.

Total Periods: 45

EXPERIENTIAL LEARNING

1. Model a cleanroom layout for a semiconductor fabrication lab, selecting appropriate cleanroom classifications for different zones.
2. Model a cleaning protocol combining wet and dry cleaning techniques and choice based on wafer material and contamination type.
3. Model a circuit design requiring sub-20 nm feature sizes, recommend a lithography and etching technique combination.
4. Develop a simplified process integration flow for a BiCMOS device
5. Model a ULSI package for a high-performance application. Based on thermal and mechanical reliability concerns, select an appropriate packaging technology

RESOURCES

TEXT BOOKS:

1. C.Y.Chang, S.M.Sze, ULSI Technology, McGraw-Hill, 2000.
2. Chih-Hang Tung, George T.T.Sheng, Chih-Yuan Lu, ULSI Semiconductor Process Technology Atlas, John Wiley & Sons, 2003.

REFERENCE BOOKS:

1. S.M. Sze & Kwok K. Ng, Physics of Semiconductor Devices, John Wiley & Sons, 2007

VIDEO LECTURES:

1. <https://www.youtube.com/@CURRENTTutorials1>

WEB RESOURCES:

1. <https://www.geeksforgeeks.org/what-is-ultra-large-scale-integration/>

PROGRAM ELECTIVE

Course Code	Course Title	L	T	P	S	C
25EC202010	NANO MATERIALS AND DEVICES	3	-	3	-	4.5

Pre-Requisite IC Fabrication

Anti-Requisite -

Co-Requisite -

COURSE DESCRIPTION:

This course provides a detailed discussion and hands-on experience on Physics of Nano electronics, Materials for Nano electronics, Fabrication and Measurement Techniques for Nanostructures, Semiconducting Nano Structures and Nano electronic Devices

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- C01.** understand the physics of Nano electronics
- C02.** Use IC fabrication and characterization techniques for nanostructures.
- C03.** Understand the concepts of electron transport in nanostructures.
- C04.** Apply the properties of nanomaterial's in working principle of Nano electronic devices

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
C01	3	-	-	-	-	-
C02	3	2	3	-	-	-
C03	3	3	-	-	-	-
C04	3	2	-	-	-	-
Course Correlation Mapping	3	3	3	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: PHYSICS OF NANOELECTRONICS

(09 Periods)

Toward the Nano scale - Classical particles - Classical waves - Wave-particle duality - The Schrodinger wave equation - Wave mechanics of particles - Atoms and atomic orbitals

Module 2: MATERIALS FOR NANOELECTRONICS

(09 Periods)

Semiconductors - Crystal lattices: bonding in crystals - Electron energy bands - Semiconductor hetero structures - Lattice-matched and pseudo morphic hetero structures - Organic semiconductors - Carbon nanomaterials: nanotubes and fullerenes

Module 3: FABRICATION AND MEASUREMENT TECHNIQUES FOR NANOSTRUCTURES

(09 Periods)

Bulk crystal and hetero structure growth - Nanolithography, etching, and other means for fabrication of nanostructures and Nano devices - Techniques for characterization of nanostructures - Spontaneous formation and ordering of nanostructures - Clusters and Nano crystals - Methods of nanotube growth Chemical and biological methods for Nano scale fabrication - Fabrication of Nano electromechanical systems

Module 4: SEMICONDUCTING NANO STRUCTURES

(09 Periods)

Time and length scales of the electrons in solids - Statistics of the electrons in solids and nanostructures - The density of states of electrons in nanostructures - Electron transport in nanostructures - Electrons in Quantum well, Quantum wire and Quantum dots.

Module 5: NANOELECTRONIC DEVICES

(09 Periods)

Resonant tunneling diodes - Field effect transistors - Single electron transfer devices - Potential effect transistors - Light emitting diodes and lasers - Nanoelectromechanical system devices - Quantum dot cellular automata

Total Periods: 45

EXPERIENTIAL LEARNING

LIST OF EXERCISES:

1. Compute the Resistance of a Wire using COMSOL 3D Model
2. Compute the Inductance of a Wire using COMSOL 3D Model
3. Compute the Effect of Fringing Fields on Capacitance using COMSOL 3D Model
4. Compute a ZnO nano rods based piezo electric device using COMSOL 3D Model
5. Construct 3D model of MOSFET using COMSOL and verify its results analytically
6. Model a solenoid with spring return using MATLAB
7. Model a semiconductor photovoltaic cell using MATLAB
8. Develop a model using COMSOL and find the Impedance of a Coaxial Cable
9. Design a model of micro strip patch antenna using COMSOL and verify using MATLAB
10. Design and optimize the thickness of thin film deposition in COMSOL

RESOURCES

TEXT BOOKS:

1. George W. Hanson, "Fundamentals of Nano electronics", Prentice Hall, 2007
2. Vladimir V. Mitin et.al, "Introduction to Nano electronics: Science, Nanotechnology, Engineering, and Applications" Cambridge University Press, 2012

REFERENCE BOOKS:

1. Mitin.V, Kochelap.V and Stroscio.M, "Introduction to Nano electronics", Cambridge University Press, 2008
2. Karl Goser et.al, "Nano electronics and Nano systems: From Transistors to Molecular and Quantum devices", Springer, 2005.

VIDEO LECTURES:

1. <https://nptel.ac.in/courses/118104008>
2. <https://nptel.ac.in/courses/118102003>
3. https://onlinecourses.nptel.ac.in/noc21_mm38/

WEB RESOURCES

1. https://cmet.gov.in/rd_nanomaterials
2. <https://www.tue.nl/en/research/research-groups/advanced-nanomaterials-devices>
3. <https://www.eecs.mit.edu/research/explore-all-research-areas/nanoscale-materials-devices-and-systems/>

PROGRAM ELECTIVE

Course Code	Course Title	L	T	P	S	C
25EC202011	ADVANCED LOW POWER VLSI DESIGN	3	-	3	-	4.5
Pre-Requisite	Digital CMOS VLSI Design					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: This course on Advanced Low Power VLSI Design explores cutting-edge techniques for minimizing power consumption in modern integrated circuits. It covers low-power transistor structures, optimization strategies, memory architectures, and AI-driven power estimation. Students will gain expertise in energy-efficient design, thermal-aware synthesis, and real-world applications in IoT, edge computing, and AI hardware acceleration.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Analyze power dissipation mechanisms and apply energy-efficient design techniques in VLSI circuits.
- CO2.** Develop optimized low-power architectures using advanced circuit and memory design strategies.
- CO3.** Utilize AI-driven power estimation models for accurate performance evaluation.
- CO4.** Implement emerging low-power technologies in IoT, edge computing, and cryptographic applications.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	3	2	-	-	2
CO2	3	3	-	-	-	-
CO3	3	-	3	-	2	-
CO4	3	3	-	-	-	-
Course Correlation Mapping	3	3	3	-	2	2

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: FUNDAMENTALS OF LOW POWER VLSI & SCALING TECHNIQUES (09 Periods)

Power dissipation mechanisms in CMOS circuits- Hierarchical analysis of power consumption - Scaling impacts and sub-threshold leakage considerations - Device-level optimizations for low power - Advanced transistor structures (Fin FET, Tunnel FET, and GAAFET)

Module 2: POWER OPTIMIZATION & ENERGY-EFFICIENT ARCHITECTURES (09 Periods)

Circuit-level optimizations for low power - Advanced logic optimization techniques - Low power arithmetic design: adders, multipliers, and memory architectures - Low power techniques for FPGAs and reconfigurable computing - Adaptive voltage scaling and dynamic power management

Module 3: LOW POWER DESIGN FOR ADVANCED ICS (08 Periods)

Low power interconnect design and thermal-aware circuit design - Energy-efficient memory architectures (MRAM, ReRAM, and STT-RAM) - Advanced clocking techniques for reduced dynamic power - Low power layout methodologies and placement optimization - Special techniques for minimizing power in edge computing and IoT devices

Module 4: POWER ESTIMATION & VERIFICATION TECHNIQUES (10 Periods)

Advanced simulation techniques for power estimation - Gate-level and register-transfer level (RTL) power estimation - Probabilistic and statistical power analysis methods - AI-driven power estimation models - Thermal-aware power estimation techniques

Module 5: LOW POWER SYNTHESIS & EMERGING TRENDS IN VLSI (09 Periods)

High-level synthesis for low power systems - Behavioral-level design transforms and power-aware compilation - Software-driven power management strategies - AI-assisted VLSI design and low power AI accelerators - Case studies: industry applications in low power VLSI

Total Periods: 45

Topics for self-study are provided in the lesson plan.

EXPERIENTIAL LEARNING

1. Simulate a Fin FET-based arithmetic unit and compare its power efficiency with traditional CMOS design
2. Implement adaptive voltage scaling in FPGA and evaluate its impact on performance and energy consumption
3. Analyze MRAM and STT-RAM power consumption across workload conditions to determine their effectiveness in VLSI application.
4. Use AI-driven modeling for power prediction and explore insights from optimization techniques in digital systems.
5. Develop a power-aware cryptographic module and assess its role in balancing security and low-power constraints.

RESOURCES

TEXT BOOKS:

1. K.Roy and S.C. Prasad, "Low Power CMOS VLSI" circuit design, Wiley, 2009.
2. Anantha P. Chandrakasan and Robert W. Brodersen. "Low Power Digital CMOS Design" Kluwer Academic publications ,2012

REFERENCE BOOKS:

1. B. Kuo and J.H Lou, "Low voltage CMOS VLSI Circuits", Wiley 2014.
2. Gary K.Yeap, "Practical Low Power Digital VLSI Design", Springer Science and business media, 2012.
3. James B. Kuo, Shin – chia Lin, Low voltage "SOI CMOS VLSI" Devices and Circuits. John Wiley and sons, inc2004.

VIDEO LECTURES:

1. <https://nptel.ac.in/courses/106103183/22>
2. <https://www.youtube.com/watch?v=zoz5uFTI4FA>
3. <https://www.classcentral.com/course/youtube-electronics-advanced-vlsi-design-47530>

WEB RESOURCES:

1. <https://www.hindawi.com/journals/jece/2012/509465/>
2. <https://nptel.ac.in/courses/106103183/22>
3. https://www.electronics-notes.com/articles/electronic_components/semiconductor-ic-memory/memory-types-technologies.php

PROGRAM ELECTIVE

Course Code	Course Title	L	T	P	S	C
25EC201012	EMBEDDED SYSTEMS FOR AUTOMOTIVE	3	-	-	-	3

Pre-Requisite Embedded Systems Design

Anti-Requisite -

Co-Requisite -

COURSE DESCRIPTION: This course offers a comprehensive overview of embedded systems in automotive applications, focusing on the design and integration of ECUs. It covers real-time computing, communication protocols (like CAN, LIN), control systems, diagnostics, safety standards, and software development using microcontrollers, RTOS, and model-based tools.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

CO1. Understand the architecture of embedded systems used in automotive electronics.

CO2. Design embedded hardware and software for automotive control applications.

CO3. Implement communication protocols such as CAN, LIN, and Flex Ray.

CO4. Apply model-based development techniques using tools like MATLAB/Simulink.

CO5. Analyze and design safety-critical and real-time automotive systems.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	-	-	-	-	-
CO2	3	3	2	-	-	-
CO3	3	3	3	-	-	-
CO4	3	2	3	2	3	-
CO5	2	3	3	1	-	-
Course Correlation Mapping	3	3	3	2	3	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: INTRODUCTION TO AUTOMOTIVE EMBEDDED SYSTEMS (09 Periods)

Evolution of automotive electronics, Role of embedded systems in vehicles, Vehicle electronic architecture, Embedded control units (ECUs) and powertrain control, Software and hardware integration overview.

Module 2: AUTOMOTIVE COMMUNICATION PROTOCOLS (09 Periods)

Basics of in-vehicle networking, CAN (Controller Area Network): frame format, error handling, arbitration, LIN (Local Interconnect Network): master-slave protocol, Flex Ray and MOST: time-triggered protocols for safety and multimedia, Diagnostics over CAN (UDS, OBD-II).

Module 3: REAL-TIME SYSTEMS AND RTOS FOR AUTOMOTIVE (09 Periods)

Real-time computing concepts, Task scheduling and priorities, Inter-task communication and synchronization, RTOS (e.g., AUTOSAR OS, Free RTOS) features for automotive systems, Timing analysis and determinism.

Module 4: CONTROL SYSTEMS AND SENSOR INTEGRATION (09 Periods)

Fundamentals of control systems in automotive, Application of PID controllers in engine, brake, and suspension systems, Sensor types: speed, temperature, pressure, position, vision,

Actuators and interfacing techniques, Signal conditioning and ADCs.

Module 5: SOFTWARE DEVELOPMENT & SAFETY STANDARDS (09 Periods)

Embedded C for automotive systems, Model-Based Design using MATLAB/Simulink, AUTOSAR architecture and software components, Functional safety: ISO 26262 standard

Testing and verification strategies, Hardware-in-the-loop (HIL) simulation.

Total Periods: 45

EXPERIENTIAL LEARNING

1. If the engine control unit fails during driving, what would be the implications? How could redundancy be built into such a system?
2. Imagine you're tasked with tuning a hybrid car's engine management system. What real-time parameters would you prioritize?
3. Design a safety fault detection logic for an active suspension system using sensor data.
4. Describe how you would test a new ECU for a parking sensor system using the V-model of development.

RESOURCES

TEXT BOOKS:

1. James K. Peckol, Embedded Systems: A Contemporary Design Tool, Wiley India, Latest Edition.
2. Nicolas Navet and Francoise Simonot-Lion, Automotive Embedded Systems Handbook, CRC Press, 2009.

REFERENCE BOOKS:

1. Marco Di Natale et al., Understanding and Using the Controller Area Network Communication Protocol, Springer, 2012.
2. Peter Elst, Introduction to AUTOSAR, Springer, Latest Edition.
3. ISO 26262, Road Vehicles – Functional Safety, International Organization for Standardization, 2018.

VIDEO LECTURES:

1. <https://www.youtube.com/watch?v=pHCBOLidXOY>
2. <https://www.youtube.com/watch?v=yfl7ISZU5pg>

WEB RESOURCES:

1. <https://nptel.ac.in/courses/108105102>
2. <https://www.ti.com/solution/automotive>

PROGRAM ELECTIVE

Course Code	Course Title	L	T	P	S	C
25EC201013	SYSTEM-ON-CHIP DESIGN	3	-	-	-	3

Pre-Requisite Digital CMOS VLSI Design

Anti-Requisite -

Co-Requisite -

COURSE DESCRIPTION: This course provides a detailed discussion on System on Chip Design Process; System level Design Issues; Test Strategies; Macro Design and Verification; Reusable Macros; System on Chip Verification; Communication Architectures for So Cs.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Understand various So C Design aspects and issues in low power and high speed Implementations.
- CO2.** Analyze the Macro Design Process to solve issues in usage of hard macros and Develop reusable macros for system integration.
- CO3.** Analyze verification methods at system level, block level and Hardware/Software Co-verification to reduce the test time.
- CO4.** Apply various communication architectures to design energy efficient systems.

CO-PO Mapping Table:

course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	-	-	-	-	-
CO2	3	1	-	-	-	-
CO3	3	2	3	-	-	-
CO4	3	2	3	-	-	-
Course Correlation Mapping	3	2	3	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: SYSTEM ON CHIP DESIGN PROCESS

(08 Periods)

A canonical So C Design, So C Design flow- waterfall vs spiral, top down vs Bottom up. Specification requirement, Types of Specification, System Design process, System level design issues - Soft IP Vs Hard IP, Design for timing closure - Logic design issues, Verification strategy, On chip buses and interfaces, Design for Low Power, Manufacturing test strategies.

Module 2: MACRO DESIGN PROCESS

(07 Periods)

Overview of IP Design, planning and Specification, Macro Design and Verification, Soft Macro Productization, Developing hard macros - Design issues for hard macros, Model Development for Hard Macros. System Integration with reusable Macros.

Module 3: SOC VERIFICATION - I

(12 Periods)

Technology Challenges, Verification technology options, Verification methodology, Test bench Creation, Test bench Migration, Verification languages, Verification IP Reuse, Verification approaches, Verification and Device Test, Verification plans, Bluetooth So C. System level verification – System Design, System Verification. Block level verification – IP Blocks, Block Details of Bluetooth So C, Lint Checking, Formal Model Checking, Functional Verification/Simulation, Protocol Checking, Directed Random Testing, Code Coverage Analysis.

Module 4: SOC VERIFICATION - II

(12 Periods)

Hardware/Software Co-verification- HW/SW Co-verification Environment, Emulation, soft or virtual Prototypes, Co-verification, UART Co-verification, Rapid Prototype Systems, Software Testing. Static netlist verification, Physical Verification and Design Signoff, Introduction to VMM (Verification Methodology Manual), OVM(Open Verification Methodology) and UVM (Universal Verification Methodology).

Module 5: DESIGN OF COMMUNICATION ARCHITECTURES FOR SOCS

(06 Periods)

On chip communication architectures, System level analysis for designing communication, Design space exploration, Adaptive communication architectures-Communication architecture tuners. Communication architectures for energy/battery efficient systems. Introduction to bus functional models and bus functional model based verification.

Total Periods: 45

EXPERIENTIAL LEARNING

1. Model Bluetooth transceiver using HDL in VLSI CAD Tools.
2. Model Bluetooth So C IP using HDL in VLSI CAD Tools.
3. Model UVM architecture for testing real time So Cs.

RESOURCES

TEXT BOOKS:

1. Michael Keating, Pierre Bricaud, Reuse Methodology manual for System On A Chip Designs, Kluwer Academic Publishers, 3rdEdition, 2002.
2. Prakash Rashinkar, Peter Paterson and Leena Singh, SoC Verification Methodology and Techniques, Kluwer Academic Publishers, 2002.
3. A.A. Jerraya, W.Wolf, Multiprocessor Systems-on-chips, M K Publishers, 2005.

REFERENCE BOOKS:

1. William K. Lam, Hardware Design Verification: Simulation and Formal Method based Approaches, Prentice Hall, 1st Edition, 2005.
2. Farzed Nekoogar, Faranak Nekoogar, From ASICs to SOC: A Practical Approach, Prentice Hall PTR, 2003.

VIDEO LECTURES:

1. <https://nptel.ac.in/courses/108102045/10>
2. <https://nptel.ac.in/courses/106102181/2>
3. <https://nptel.ac.in/courses/108102045/>

WEB RESOURCES:

1. <https://www.ee.ryerson.ca/~courses/coe838/lectures/Intro-SoC.pdf>
2. <https://slideplayer.com/slide/8148235/>
3. <https://www.cerc.utexas.edu/~jaa/soc/lectures/14-2.pdf>
4. https://www.cs.ccu.edu.tw/~pahsiung/courses/soc/notes/04_Verify.pdf

PROGRAM ELECTIVE

Course Code	Course Title	L	T	P	S	C
25EC202014	MIXED SIGNAL DESIGN	3	-	3	-	4.5
Pre-Requisite	Analog CMOS VLSI Design					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: This course provides a detailed discussion and hands-on experience on Switched capacitor circuits - analysis and application, Design and characterization of Phase locked loops, Data converters – types, Design for different sampling rates.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Analyze switched capacitor circuits, integrators, filters and phase locked loops to improve performance characteristics for multidisciplinary applications.
- CO2.** Analyze the process of data conversion as applicable to data converters.
- CO3.** Analyze various methodologies and limitations in designing analog to digital converters with Nyquist rate.
- CO4.** Apply the concepts of oversampling and develop mixed signal circuits like high speed modulators, interpolating & decimating filters for multidisciplinary applications.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	-	-	-	-	-
CO2	3	-	-	-	-	-
CO3	3	2	3	-	-	-
CO4	3	2	3	-	-	-
Course Correlation Mapping	3	2	3	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: SWITCHED CAPACITOR CIRCUITS

(10 Periods)

Introduction to analog VLSI and mixed signal issues in CMOS technologies, Trade-offs in mixed signal design, Introduction to Switched Capacitor circuits - basic building blocks, Operation and Analysis, Non-ideal effects in switched capacitor circuits, Switched capacitor integrators first order filters, Switch sharing, Biquad filters.

Module 2: PHASE LOCKED LOOP (PLL)

(08 Periods)

Basic PLL topology, Dynamics of simple PLL, Charge pump PLLs-Lock acquisition, Phase/Frequency detector and charge pump, Basic charge pump PLL, Non-ideal effects in PLLs-PFD/CP non-idealities, Jitter in PLLs, Delay locked loops, applications.

Module 3: DATA CONVERTER FUNDAMENTALS

(12 Periods)

DC and dynamic specifications, Quantization noise, performance limitations, Nyquist rate D/A converters - Decoder based Converters, Binary-Scaled converters, Thermometer-code converters, Hybrid converters.

Module 4: NYQUIST RATE A/D CONVERTERS

(07 Periods)

Successive approximation converters, Flash converter, Two-step A/D converters, Interpolating A/D Converters, Folding A/D converters, Pipelined A/D converters, Time-Interleaved Converters.

Module 5: OVERSAMPLING CONVERTERS

(08 Periods)

Noise shaping modulators, Decimating filters and interpolating filters, Higher order modulators, Delta sigma modulators with multibit quantizers, Delta sigma D/A.

Total Periods: 45

EXPERIENTIAL LEARNING

LIST OF EXERCISES:

1. Design a High Speed Comparator (Two Stage Cross Coupled Clamped Comparator, Strobed Flip-Flop) and Develop its Schematic and Layout and Assess the related Parameters.
2. Design Switched Capacitor Circuits (Parasitic Sensitive Integrator, Parasitic Insensitive integrator) and Develop its Schematic and Layout and Assess the related Parameters.
3. Design a Switched Capacitor Common Mode Feedback Amplifier and Develop its Schematic and Layout and Assess the related Parameters.
4. Design a Biquad Filter and Develop its Schematic and Layout and Assess the related Parameters.
5. Design a Phase Locked Loop and Develop its Schematic and Layout and Assess the related Parameters.
6. Design a Voltage Controlled Oscillator and Develop its Schematic and Layout and Assess the related Parameters.
7. Design a Digital Locked Loop and Develop its Schematic and Layout and Assess the related Parameters.
8. Design a Sample and Hold Circuit and Develop its Schematic and Layout and Assess the related Parameters.

9. Design Digital to Analog Converters (R-2R Ladder/ Cyclic) and Develop its Schematic and Layout and Assess the related Parameters.
10. Design Analog to Digital Converters (SAR/ Over Sampling) and Develop its Schematic and Layout and Assess the related Parameters.
11. Design Higher Order Modulators and Develop its Schematic and Layout and Assess the related Parameters.
12. Design High Performance FIR Filter for Decimation and Interpolation and Develop its Schematic and Layout and Assess the related Parameters.

RESOURCES

TEXT BOOKS:

1. David A. Johns, Ken Martin, "Analog Integrated Circuit Design", Wiley Student Edition, 2nd Edition, 2013.
2. Behzad Razavi, "Design of Analog CMOS Integrated Circuit", Tata-McGrawHill, 2nd Edition, 2017.
3. Philip E. Allen and Douglas R. Holberg, "CMOS Analog Circuit Design", Oxford University Press, Indian 3rd Edition, 2013.

REFERENCE BOOKS:

1. Rudy Van De Plassche, "CMOS Integrated Analog-to-Digital and Digital-to-Analog converters", Springer US, 2nd Edition, 2005.
2. Richard Schreier, "Understanding Delta-Sigma Data converters", Wiley IEEE Press, 2nd Edition, 2016.
3. R. Jacob Baker, "CMOS Mixed-Signal Circuit Design", John Wiley & Sons, 2nd Edition, 2008.

SOFTWARE/TOOLS:

1. Software: Cadence/ synopsys/ mentor graphics/ DSCH and Microwind Tools/ Symica TCAD Tools

VIDEO LECTURES:

1. <https://freevidelectures.com/course/3676/cmos-mixed-signal-vlsi-design>
2. <http://www.satishkashyap.com/2012/08/video-lectures-on-mixed-signal.html>

WEB RESOURCES:

1. <https://www.alooba.com/skills/experience/circuit-design-527/mixed-signal-design/>
2. <https://www.eecis.udel.edu/~vsaxena/courses/ece615/s16/ECE615.htm>
3. <https://web.iitd.ac.in/~shouri/eel786/references.php>

PROGRAM ELECTIVE

Course Code	Course Title	L	T	P	S	C
25EC202015	FPGA ARCHITECTURES	3	-	3	-	4.5
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: This course provides a detailed discussion and hands-on experience on Evolution of Programmable Devices, Xilinx, Actel, Altera FPGAs, Logic Synthesis, Technology Mapping, Finite State Machines, Realizations of SM Charts, One Hot Method, System level Design, Device Applications-Fast Bus Controller, FIFO Controller & Intelligent I/O Subsystem

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Analyze the architectures of programmable logic devices and technology mapping issues in CPLDs and FPGAs.
- CO2.** Analyze various Finite state machine charts and its architectures to evaluate the performance of VLSI systems.
- CO3.** Understand the applications of FPGA in communications, speech processing, Image and video processing.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	-	-	-	-	-
CO2	3	-	3	-	-	-
CO3	3	-	3	-	-	-
Course Correlation Mapping	3	-	3	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: INTRODUCTION TO PROGRAMMABLE LOGIC AND FPGAS (08 Periods)

Evolution of Programmable Devices, CPLD Altera Series Max 5000, MAX 7000 Series. Field Programmable Gate Arrays –Design Flow, Placement, Routing Architecture. Altera FPGAs. Advanced Micro Devices (AMD) FPGA. Applications of FPGAs.

Module 2: CPLD ARCHITECTURES AND TECHNOLOGY MAPPING (09 Periods)

Xilinx and Actel FPGAs: Case Studies – Xilinx XC2000, Xilinx XC3000, Xilinx 4000 FPGAs. Actel FPGAs- Actel ACT1, Actel ACT2, Actel ACT3.

Technology Mapping for FPGAs: Logic Synthesis. Lookup Table Technology, Mapping Multiplexer Technology Mapping- The Proserphine Technology Mapper, Multiplexers Technology Mapping in Mispga, A map and XA map Technology Mappers.

Module 3: FINITE STATE MACHINE (09 Periods)

Finite State Machines, State Transition Table, State Assignment for FPGAs, Hazards and One Hot Encoding. Mustang. State Machine Charts, Derivations of State Machine Charges, Realization of State Machine Charts.

Module 4: FSM ARCHITECTURES AND SYSTEM LEVEL DESIGN (10 Periods)

Architectures Centered Around Non Registered PLDs, State Machine Designs Centered Around Shift Registers, One – Hot Design Method, Use of ASMs in One Hot Design, Application of One Hot Method. System Level Design – Controller, Data Path and Functional Partition.

Module 5: DESIGN APPLICATIONS (09 Periods)

MAX 5000 Timing, Using Expanders to Build Registered Logic in MAX EPLDs, Simulating Internal Buses in General Purpose EPLDs, Fast Bus Controllers with EPM5016, Micro Channel Bus Master and SDP Logic with the EPM5032 EPLD, FIFO Controller Using an EPM7096, Integrating an Intelligent I/O Subsystem with a Single EPM5130 EPLD.

Total Periods: 45

EXPERIENTIAL LEARNING

LIST OF EXERCISES:

VLSI Front End Design programs:

Programming can be done using any compiler. Download the programs on FPGA/CPLD pattern generator (32 channels and logic analyser)/Chip scope pro apart from verification by

1. Write Verilog code for the design of 8-bit
 - i. Carry Ripple Adder
 - ii. Carry Look Ahead adder
 - iii. Carry Skip Adder
2. Write Verilog Code for 8-bit
 - i. Array Multiplication (Signed and Unsigned)
 - ii. Booth Multiplication (Radix-4)
3. Write Verilog Code for 8-bit
 - i. Magnitude Comparator
 - ii. LFSR
 - iii. Parity Generator
 - iv. Universal Shift Register
4. Design a Malay and Moore Sequence Detector using Verilog to detect Sequence.
E.g. 11101(with and without overlap) any sequence can be specified.

RESOURCES

TEXT BOOKS:

1. S.Brown, R.Francis, J.Rose, Z.Vransic, "Field Programmable Gate Array", Kluwer Publication, 1992.
2. P.K.Chan & S. Mourad, —Digital Design Using Field Programmable Gate Array", Prentice Hall (PTE), 1994.
3. Richard Tinder, —Engineering Digital Design", Academic Press, 2nd Edition, 2000.

REFERENCE BOOKS:

1. Charles H. Roth, Jr, —Fundamentals of Logic Design", Cengage Learning, 5th Edition, 2004.
2. S.Trimberger, Edr., "Field Programmable Gate Array Technology", Kluwer Academic Publications, 1994.

SOFTWARE/TOOLS:

1. Software: Xilinx ISE Suite Version, Mentor Graphics-Quarta Simulator, Mentor Graphics Precision RTL.
2. Hardware: Personal Computer with necessary peripherals, configuration and operating System and relevant VLSI (CPLD/FPGA) hardware Kits.

VIDEO LECTURES:

1. <https://nptel.ac.in/courses/108101089>
2. <https://nptel.ac.in/courses/117108040>
3. <https://nptel.ac.in/courses/117103125>
4. <https://nptel.ac.in/courses/117106149>

WEB RESOURCES:

1. <https://www.xilinx.com/products/silicon-devices/fpga.html>
2. <https://www.eecg.utoronto.ca/~brown/papers/dac05-ling.pdf>
3. https://en.wikipedia.org/wiki/Finite-state_machine
4. digitalsystemdesign.in/wp-content/uploads/2018/06/FSM-design.pdf

PROGRAM ELECTIVE

Course Code	Course Title	L	T	P	S	C
25EC201016	PHYSICAL DESIGN AUTOMATION	3	-	-	-	3
Pre-Requisite	Digital CMOS VLSI Design, FPGA Architectures					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: This course provides a detailed discussion on the design cycles, various techniques on Partitioning, Placement and Routing and addressing their problems

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- C01.** Demonstrate about various steps in VLSI Design cycle
- C02.** Formulate CAD design using algorithmic paradigms
- C03.** Apply various algorithms for floor planning, routing and Placement
- C04.** Analyze physical design including partitioning and routing
- C05.** Analyze physical design automation for FPGA, CPLD & MCM's

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
C01	3	3	-	-	-	-
C02	3	3	3	-	-	-
C03	3	3	2	-	-	-
C04	3	-	3	-	-	-
C05	3	3	3	-	-	-
Course Correlation Mapping	3	3	3	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: VLSI PHYSICAL DESIGN AUTOMATION (08 Periods)

VLSI Design Cycle, New Trends in VLSI Design Cycle, Physical Design Cycle, New Trends in Physical Design Cycle, Design Styles, System Packaging Styles.

Module 2: GRAPH THEORY AND COMPUTATIONAL GEOMETRY (08 Periods)

Basic Terminology, Basic Graph Algorithms: Graph Search Algorithms- Depth-First Search, Breadth-First Search. Spanning Tree Algorithms- Kruskal's Algorithm. Shortest Path Algorithms- Single Pair Shortest Path, All Pairs Shortest Paths Computational Geometry Algorithms- Line Sweep Method, Extended Line Sweep Method.

Module 3: PARTITIONING, FLOOR PLANNING, PIN ASSIGNMENT AND PLACEMENT (12 Periods)

Partitioning – Problem formulation, Classification of Partitioning algorithms-Kernighan-Lin Algorithm, Extensions of Kernighan-Lin algorithm, Simulated Annealing and Evolution, Metric allocation method.

Floor Planning – Problem formulation, Classification of floor planning algorithms constraint based floor planning, Rectangular Dualization. **Pin Assignment** – Problem formulation, Classification of pin assignment algorithms General and channel Pin assignments.

Placement – Problem formulation, Classification of placement algorithms- Partitioning based placement algorithms;

Module 4: GLOBAL ROUTING AND DETAILED ROUTING (08 Periods)

Global Routing – Problem formulation, Classification of global routing algorithms-Maze routing algorithms, Line-Probe Algorithms, Shortest Path Based Algorithms, Steiner Tree based Algorithms **Detailed Routing** – Problem formulation, Classification of routing algorithms- Single layer routing algorithms

Module 5: PHYSICAL DESIGN AUTOMATION OF FPGAS (09 Periods)

Physical Design cycle for FPGAs, Partitioning, Routing – Routing Algorithm for the Non-FPGA Technologies Segmented model, Routing Algorithms for the Segmented Model.

MCM Technologies-Introduction to MCM Technologies, MCM Physical Design Cycle.

Total Periods: 45

EXPERIENTIAL LEARNING

1. Artificial Intelligence Algorithms and Applications in VLSI Design and Technology
2. Machine Learning Algorithms and Applications in VLSI Design and Technology

RESOURCES

TEXT BOOKS:

1. N.A.Sherwani, "Algorithms for VLSI Physical Design Automation", (3/e), Kluwer, 1999.
2. Sung-Mo Kang, Yusuf Leblebici, "CMOS Digital Integrated Circuits: Analysis and Design", TMH, 3rd Edition, 2011.

REFERENCE BOOKS:

1. Sadiq M Sait, Habib Youssef, "VLSI Physical Design Automation-Theory and Practice" World Scientific.
2. S. H. Gerez, "Algorithms for VLSI Design Automation", Wiley student Edition, John Wiley and Sons (Asia) Pvt. Ltd. 1999,

VIDEO LECTURES:

1. https://onlinecourses.nptel.ac.in/noc21_cs12/preview
2. <https://www.digimat.in/nptel/courses/video/106105161/L01.html>
3. <https://archive.nptel.ac.in/courses/106/105/106105161/>

WEB RESOURCES:

1. <https://www.classcentral.com/course/swayam-vlsi-physical-design-7894>

PROGRAM ELECTIVE

Course Code	Course Title	L	T	P	S	C
25EC203017	ASIC DESIGN	3	-	-	4	4

Pre-Requisite Analog CMOS VLSI Design, Digital CMOS VLSI Design

Anti-Requisite -

Co-Requisite -

COURSE DESCRIPTION: This course provides a detailed discussion on ASIC design categories, Design Libraries, Design Entry, Logic Synthesis; Simulation, Testing, Physical design flow of ASIC.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- C01.** Gain in-depth knowledge in
 - ASIC Design Styles.
 - ASICs Design Libraries.
 - ASICs Design Issues.
- C02.** Analyze problems critically in the field of ASIC Design.
- C03.** Solve engineering problems and arrive at optimal solutions in pertaining to ASIC Design.
- C04.** Apply appropriate techniques, resources and tools to engineering activities to provide appropriate Solution for the development of ASICs.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
C01	3	3	3	-	-	-
C02	2	3	3	-	-	-
C03	1	2	3	-	-	-
C04	1	-	-	-	3	-
Course Correlation Mapping	2	3	3	-	3	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: INTRODUCTION TO ASICS

(09 Periods)

Types of ASICs- Full-Custom ASICs, Semicustom ASICs, Standard cell based ASICs, Gate- array based ASICs, Channelled Gate Array, Channel less Gate Array, Structured Gate Array, Programmable Logic Devices, Field-Programmable Gate Arrays, ASIC Design Flow, ASIC Cell Libraries.

Module 2: ASIC LIBRARY DESIGN & PROGRAMMABLE ASICS

(10 Periods)

ASIC LIBRARY DESIGN: Transistors as Resistors, Transistor Parasitic Capacitance, Logical Effort, Library cell design, Library Architecture, Gate-Array Design, Standard-Cell Design, Data path-Cell Design.

PROGRAMMABLE ASICs: Anti fuse, Static RAM, EPROM and EEPROM technology, Practical Issues, Specifications.

Module 3: LOW-LEVEL DESIGN ENTRY & LOGIC SYNTHESIS

(10 Periods)

LOW-LEVEL DESIGN ENTRY: Schematic Entry, Hierarchical design, The cell library, Names, Schematic Icons & Symbols, Nets, Schematic Entry for ASICs, Connections, Vectored instances and Buses, Edit-in-place, Attributes, Netlist Screener, Back-Annotation.

LOGIC SYNTHESIS: A Logic-Synthesis Example, Verilog and Logic Synthesis, VHDL and Logic Synthesis, Finite-State Machine Synthesis, Memory Synthesis.

Module 4: SIMULATION, TESTING & ASIC CONSTRUCTION

(09 Periods)

SIMULATION AND TESTING: Types of Simulation - Structural Simulation, Gate-Level Simulation, Static Timing Analysis, Formal Verification, Switch-Level Simulation, Transistor-Level Simulation, Boundary Scan Test, Faults, Fault simulation, Automatic Test-Pattern Generation.

ASIC CONSTRUCTION: Physical Design, System Partitioning, FPGA Partitioning, Partitioning Methods.

Module 5: FLOOR PLANNING, PLACEMENT & ROUTING

(07 Periods)

Applications to device and process simulation, Layout algorithms, Yield estimation algorithms, Symbolic analysis and Synthesis of Analog ICs.

Total Periods: 45

PROJECT BASED LEARNING

1. Students analyse real-world ASIC projects (e.g., Apple A-series, Google TPUs) to identify which ASIC type (Full-custom, Standard-cell, FPGA) was used and why.
2. Design a basic standard cell (e.g., inverter, NAND, NOR) using an open-source layout tool like Electric VLSI, Micro wind, or Magic.
3. Create a 4-bit ALU in Verilog/VHDL, simulate using Model Sim, and synthesize using Xilinx Vivado or Synopsys Design Compiler.
4. Introduce faults into an existing HDL design and test using assertions and test benches to simulate stuck-at or delay faults.
5. Analyze layout parasitics and yield implications for dense designs using case examples.

RESOURCES

TEXT BOOKS:

1. M.J.S.Smith, "Application - Specific Integrated Circuits", Addison-Wesley Longman Inc 1997.
2. L.J.Herbst, "Integrated circuit engineering", OXFORD SCIENCE Publications, 1996

REFERENCE BOOKS:

1. Taraate, Vaibbhav. "ASIC Design and Synthesis." Springer Nature (2021).
2. Bhatnagar, Himanshu. Advanced ASIC chip synthesis. Springer Science & Business Media, 2002.

VIDEO LECTURES:

1. <https://www.youtube.com/watch?v=oZSv68esbgI>
2. <https://www.youtube.com/watch?v=AhiQeP002ZU>

WEB RESOURCES:

1. <https://methodist.edu.in/web/uploads/files/ASIC1.pdf>
2. https://cde.nus.edu.sg/ece/wp-content/uploads/sites/3/2024/09/ASIC_1_0.pdf
3. <http://www.ece.virginia.edu/~mrs8n/soc/SynthesisTutorials/NCSU-asic.pdf>

PROGRAM ELECTIVE

Course Code	Course Title	L	T	P	S	C
25EC203018	CAD FOR VLSI	3	-	-	4	4
Pre-Requisite	Digital System Design, VLSI Design					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION:

This course provides a comprehensive understanding of VLSI Design Automation techniques, covering algorithmic foundations, layout compaction, simulation, and synthesis. It emphasizes high-level synthesis and physical design automation for FPGA and MCM technologies. Students will gain practical insight into design tools and methodologies used in modern VLSI system development.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Understand the concepts of algorithmic graph theory and computational complexity and combinatorial optimization
- CO2.** Analyze and implement algorithms for layout compaction, placement, partitioning, and floor planning
- CO3.** Evaluate simulation models and logic synthesis techniques at gate-level and switch-level, and implement high-level synthesis methods such as allocation, scheduling, and hardware modelling.
- CO4.** Analyze EDA tool workflows to design and prototype digital, analog, and 3D VLSI systems in FPGA implementation, physical verification, and tape-out readiness.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	2	1	-	-	-
CO2	3	-	-	-	-	-
CO3	3	2	-	-	-	-
CO4	3	2	1	-	-	-
Course Correlation Mapping	3	-	-	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: INTRODUCTION TO VLSI DESIGN METHODOLOGIES (08 Periods)

Introduction to VLSI Design automation tools, Introduction to algorithmic graph theory, Computational Complexity, Tractable and Intractable problems, Combinational optimization.

Module 2: LAYOUT COMPACTION (10 Periods)

Design rules, problem formulation, algorithms for constraint graph compaction, placement & partitioning algorithms. Floor planning concepts- shape functions and floor plan sizing, types of routing problems.

Module 3: SIMULATION AND SYNTHESIS (08 Periods)

Gate Level Modeling and Simulation, Switch Level Modeling and Simulation. Basic issues and Terminology, Binary-Decision diagrams, Two-Level logic Synthesis.

Module 4: HIGH LEVEL SYNTHESIS (09 Periods)

Hardware modeling, internal representation of the input algorithm, allocation, assignment and scheduling algorithms, ASAP scheduling, Mobility based scheduling, list scheduling & force-directed scheduling.

Module 5: APPLICATIONS OF CAD IN VLSI DESIGN (10 Periods)

EDA Tool Architecture and Workflow. FPGA-based Rapid Prototyping, Physical Verification and Tape-out Readiness, 3D IC Design Tools and Challenges and Analog and Mixed-Signal (AMS) CAD Tools

Total Periods: 45

PRACTICALS

1. Build a graphical tool to demonstrate routing algorithms.
2. Model shape functions, constraint graphs, and learn how placement affects chip area and timing.

PROJECT BASED LEARNING

1. Implement the physical design flow of a simple system (e.g., traffic controller) on FPGA and MCM.
2. CAD Tool-Based Floor planning and Placement Optimization for a 4-Bit Microprocessor
3. Implement and visualize compaction results for a sample layout in a GUI-based tool

RESOURCES

TEXT BOOKS:

1. S.H.Gerez, "Algorithms for VLSI Design Automation", John wiley & Sons Pvt. Ltd, 2nd Edition 1999.
2. Naveed Sherwani, "Algorithms for VLSI Physical Design Automation", Springer International Edition, 3rd edition, 2005.

REFERENCE BOOKS:

1. Hill & Peterson, "Computer Aided Logical Design with Emphasis on VLSI", John wiley & Sons Pvt. Ltd, 4th edition, 1993.
2. Wayne Wolf, "Modern VLSI Design Systems on silicon", Pearson Education Asia, 2nd Edition, 1998.

VIDEO LECTURES:

1. <https://nptel.ac.in/courses/106106088>

WEB RESOURCES:

1. <http://www.facweb.iitkgp.ac.in/~isg/CAD/>
2. <https://archive.nptel.ac.in/courses/106/106/106106089/>
3. <https://www.iitg.ac.in/eee/syllabusdetails.php?sno=WFJIR3gvbW9DZIJNc3NVMTNNe mZxQT09>

PROGRAM ELECTIVE

Course Code	Course Title	L	T	P	S	C
25EC202019	VLSI DIGITAL SIGNAL PROCESSING	3	-	3		4.5
Pre-Requisite	Computational Methods in Microelectronics					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: This course provides a detailed description of various DSP Algorithms, Data Flow graph Representations, Iteration Bound, The Minimum Cycle Mean Algorithm, Pipelining and Parallel Processing techniques, Retiming concepts, Fast Convolution, Arithmetic Strength Reduction techniques for Filter design, Pipelining and Parallel Processing for design of IIR Filters.

COURSE OUTCOMES: After successful completion of the course, student will be able to:

- CO1.** Analyze various DSP algorithms to design digital and adaptive Filter Banks for multidisciplinary environments.
- CO2.** Analyze iterative bound, parallel and pipelining processing methods in the frequency analysis of FIR filters.
- CO3.** Understand convolution methods and arithmetic strength reductions in analysing Parallel FIR filters.
- CO4.** Design IIR filters by applying pipelining and parallel processing techniques.
- CO5.** Analyze scaling and round off noise to evaluate the performance of digital filters.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	-	-	-	-	-
CO2	3	-	-	-	-	-
CO3	2	2	-	-	-	-
CO4	2	3	3	-	-	-
CO5	3	-	3	-	-	-
Level of correlation of the course	3	3	3	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: INTRODUCTION TO DIGITAL SIGNAL PROCESSING (07 Periods)

Typical DSP Algorithms – Convolution, Correlation, Digital Filters, Adaptive Filters. Representation of DSP Algorithms - Block Diagrams, Signal-Flow Graph, Data-Flow Graph.

Module 2: ITERATION BOUND, PIPELINING AND PARALLEL PROCESSING OF FIR FILTER (08 Periods)

Iteration Bound - Data-Flow Graph Representations, Loop Bound and Iteration Bound, Algorithms for Computing Iteration Bound-Longest Path Matrix Algorithm, The Minimum Cycle Mean Algorithm.

Pipelining and Parallel Processing - Pipelining of FIR Digital Filters. Parallel Processing, Pipelining and Parallel Processing for Low Power.

Retiming – Definitions and Properties, Solving Systems of Inequalities, Retiming Techniques.

Module 3: FAST CONVOLUTION AND ARITHMETIC STRENGTH REDUCTION IN FILTERS (10 Periods)

Fast Convolution - Cook-Toom Algorithm, Modified Cook-Toom Algorithm. Design of Fast Convolution Algorithm by Inspection.

Parallel FIR filters, Fast FIR algorithms - Two parallel and three parallel fast FIR algorithms. Low- Complexity FIR Filters. Parallel architectures for Rank Order filters – Odd-Even Merge-Sort architecture, Rank Order filter architectures, Parallel Rank Order filters, Running Order Merge – Sorter, Low power Rank Order filter.

Module 4: PIPELINED AND PARALLEL RECURSIVE FILTERS (10 Periods)

Pipeline Interleaving in Digital Filters, Pipelining in 1stOrder IIR Digital Filters, Pipelining in Higher-Order IIR Digital Filters-Clustered Look-Ahead Pipelining, Stable Clustered Look-Ahead Filter Design. Parallel Processing for IIR Filters.

Module 5: SCALING AND ROUNDOFF NOISE (10 Periods)

Scaling and Round off Noise, State Variable Description of Digital Filters, Scaling and Round off Noise Computation, Round off Noise Computation Using State Variable Description, Slow-Down, Retiming and Pipelining.

Total Periods: 45

PRACTICALS

LIST OF EXPERIMENTS:

1. Implementation of Linear Convolution using HDL
2. Design and Simulation of Cross-Correlation in Verilog
3. Block Diagram and Signal-Flow Graph Representation of a FIR Filter
4. Data-Flow Graph Construction and Longest Path Matrix Algorithm for Iteration Bound
5. Pipelining a FIR Filter Design and Performance Analysis using Vivado HLS
6. Retiming of DSP Algorithms: Solving Inequalities and Scheduling
7. Fast Convolution using Cook-Toom Algorithm (HDL Implementation)
8. Design of Two-Parallel Fast FIR Filter using Verilog
9. Implementation of Odd-Even Merge-Sort Architecture for Rank Order Filtering
10. Clustered Look-Ahead Pipelining of a Second-Order IIR Filter
11. Parallel Processing Implementation for IIR Filters in HDL
12. Round off Noise Computation in State-Space Filter using MATLAB + HDL

RESOURCES

TEXT BOOKS:

1. KeshabK. Parhi, "VLSI Digital Signal Processing Systems, Design and Implementation", John Wiley, Indian Reprint, 2007.

REFERENCE BOOKS:

1. U. Meyer – Baese, "Digital Signal Processing with Field Programmable Arrays", Springer, Second Edition, Indian Reprint, 2007
2. George A. Constantinides, Peter Y.K. Cheung, Wayne Luk, "Synthesis and Optimization of DSP Algorithms", Kluwer Academic Publishers, 2004.

VIDEO LECTURES:

1. <https://www.coursera.org/learn/dsp1>
2. <https://programs.online/free-online-programs/p/nptel/vlsi-signal-processing-online>
3. https://onlinecourses.nptel.ac.in/noc20_ee44/preview

WEB RESOURCES:

1. <https://docs.google.com/viewer?a=v&pid=sites&srcid=ZGVmYXVsdGRvbWFpbnxwZXJzb25hbHdlYnBhZ2VvZnByb2ZzdXJlc2h8Z3g6NTkwZjFIMzRlZjQyNzE2NA>
2. <https://doku.pub/documents/vlsi-digital-signal-processing-keshab-k-parhi-7l5r8yk677qk>

PROGRAM ELECTIVE

Course Code	Course Title	L	T	P	S	C
25EC201020	EMBEDDED IoT	3	-	-	-	3
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION:

This course provides an overview of Internet of Things (Io T) concepts, architecture, and applications. It covers sensor technologies, communication protocols, embedded hardware platforms, cloud integration, and Io T design methodologies. Emphasis is placed on data analytics and Io T security, with practical case studies in smart homes and smart cities.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Understand IoT Architectures, communication technologies and various applications of Io T
- CO2.** Demonstrate knowledge on Io T-related protocols and Smart Objects
- CO3.** Understand hardware platforms and cloud services related to Io T
- CO4.** Build Io T applications using Arduino and Raspberry Pi
- CO5.** Understand data analytics concepts and security issues in the context of Io T

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	2	-	-	-	-
CO2	3	2	-	-	-	-
CO3	3	2	3	2	-	-
CO4	3	2	3	3	3	-
CO5	3	2	2	-	-	-
Course Correlation Mapping	3	2	3	3	3	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: INTRODUCTION & DOMAIN APPLICATIONS (09 Periods)

Introduction to Internet of Things:

Definition, Conceptual Framework, Architectural View, Technology behind Io T, Communication Technologies, Data Enrichment, Data consolidation and Device management at Gateway.

Io T and M2M: M2M, Difference between Io T and M2M, SDN and NFV for Io T.

Domain Specific Io Ts: Home automation, Cities, Environment, Health and Life Style.

Module 2: SENSORS & CONNECTIVITY (09 Periods)

Sensor Technology, Actuators, RFID Technology, Internet Connectivity, Internet-Based Communications, IP Addressing in the Io T, Medium Access Control, Application Layer Protocols.

Module 3: PROTOTYPING & HARDWARE (08 Periods)

Embedded Computing Basics, Embedded platforms for prototyping, Things always connected to the Internet/Cloud, Amazon Web Services for Io T.

Module 4: DESIGN METHODOLOGY & CASE STUDIES (10 Periods)

Design Methodology: Purpose and Requirements specifications, Process Specifications, Domain Model Specification, Information Model Specification, Service Specification, IoT Level Specifications, Functional View Specification, Operational View Specification, Device and Component integration, Application development.

Case Studies Illustrating IoT Design: Home Automation, Cities.

Module 5: DATA ANALYTICS FOR IOT& IoT Security (09 Periods)

Data Analytics for IoT: Apache Hadoop, Using Hadoop MapReduce for Batch Data Analysis.

IoT Security: Vulnerabilities, Security Requirements and Threat analysis, Security Tomography and Layered Attacker Model, Identity Management and Establishment, Access Control and Secure Message Communication, Security Models, Profiles and Protocols for IoT

Total Periods: 45

EXPERIENTIAL LEARNING

1. (a) Design an LED 7-Segment Display interfacing with Arduino.
(b) Design Servo motor interfacing with Arduino.
2. (a) Design ultrasonic sensor and LCD interfacing with Arduino.
(b) Design Flame Sensor interfacing with Arduino.
3. Design and Implement to capture Gas Sensor and send sensor data to cloud from your Node MCU device using Arduino IDE.
4. Design and Implementation of Humidity and Temperature Monitoring Using Arduino and upload data to cloud using MQTT. Dht11
5. Design and Implementation of an IoT ECG (Electrocardiogram) System to record hearts electrical activity.

RESOURCES

TEXT BOOKS:

1. ArshdeepBahga, Vijay Madiseti, Internet of Things – A hands-on approach, University Press, 2015.
2. Raj Kamal, Internet of Things- Architecture and Design Principles, McGraw Hill, 2017.

REFERENCE BOOKS:

1. Adrian McEwen and Hakim Cassimally, Designing the Internet of Things, Wiley Publishing, 2013.
2. Charles Bell, Beginning Sensor Networks with Arduino and Raspberry Pi, Apress, 2013.
3. Marco Schwartz, Internet of Things with the Arduino Yun, Packt Publishing, 2014.

VIDEO LECTURES:

1. <https://www.digikey.com/en/maker/projects/how-to-interface-a-seven-segment-display-with-an-arduino/9c05f147618c4fe3b8bb79acce5c60e3>
2. <https://www.engineersgarage.com/interfacing-servo-motor-with-arduino-mega-2560/>

WEB RESOURCES:

1. <https://www.geeksforgeeks.org/top-applications-of-iot-in-the-world1>.
2. <https://www.javatpoint.com/internet-of-things-applications>

PROGRAM ELECTIVE

Course Code	Course Title	L	T	P	S	C
25EC201021	FAULT TOLERANT AND DEPENDABLE SYSTEMS	3	-	-	-	3

Pre-Requisite Embedded System Design

Anti-Requisite -

Co-Requisite -

COURSE DESCRIPTION:

This course provides a detailed discussion on Fault Tolerance; Dependability Characteristics; Hardware Redundancy; Information, Time and Software Redundancy.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- C01.** Analyze various faults by understanding threats to system dependability and fault tolerant techniques.
- C02.** Evaluate various characteristics of dependability in digital systems.
- C03.** Analyze system dependability using various hardware redundancy approaches to design fault tolerant hardware systems.
- C04.** Apply various codes and time redundancy techniques to improve system dependability.
- C05.** Analyze various approaches for the design of fault tolerant software systems

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
C01	3	-	2	-	-	-
C02	3	-	2	-	-	-
C03	3	-	3	-	-	-
C04	3	1	3	-	-	-
C05	3	1	-	-	-	-
Course Correlation Mapping	3	1	2.5	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: FAULT TOLERANCE

(09 Periods)

Fault Classification; Types of Redundancy; Measures of Fault Tolerance: Traditional and Network; Importance of Fault Tolerance in dependable System design.

Module 2: DEPENDABILITY CHARACTERISTICS

(09 Periods)

Dependability attributes: Reliability, Availability and Safety; Dependability impairments; Dependability Means: Fault Tolerance, Prevention, Removal and Forecasting.

Module 3: HARDWARE REDUNDANCY

(09 Periods)

Redundancy Allocation; Passive Redundancy: Triple and NMR; Active Redundancy: Duplication with Comparison, Stand by Redundancy, Pair A Spare; Hybrid Redundancy: Self Purging, NMR with Spares, Byzantine Failures.

Module 4: INFORMATION AND TIME REDUNDANCY

(09 Periods)

Information Redundancy: Notion, Parity Codes, Linear Codes, Cyclic Codes, Unordered and Arithmetic Codes.

Time Redundancy: Transient and Permanent Faults

Module 5: SOFTWARE REDUNDANCY

(09 Periods)

Software VS. Hardware; Single Version Techniques: Fault detection, containment & Recovery Techniques; Multi Version Techniques: Recovery Block, N- Version Programming, N Self-Checking Programming, Importance of Design Diversity; Software Testing.

Total Periods: 45

Topics for self-study are provided in the lesson plan.

EXPERIENTIAL LEARNING

LIST OF EXERCISES:

1. Emphasize on fault tolerant processor architectural design issues
2. Survey on dependability evaluation techniques such as Fault trees & Markov Chains
3. Distributed Systems need specified fault tolerant techniques – survey on the reported schemes in the literature
4. Investigate on Testing and Built-in-Self-Test Functional testing for VLSI circuits
5. Survey on Hierarchical Modelling and Analysis Package (HIMAP), developed at the IOWA STATE University to analyze reliability and availability of the systems

RESOURCES

TEXT BOOKS:

1. Israel Koren, C. Mani Krishna, Fault-Tolerant Systems, Elsevier Science Publication. 2nd Edition, Sep. 2020,
2. Elena Dubrova, Fault-Tolerant Design, Springer, Sweden, 2013.

REFERENCE BOOKS:

1. C.M. Krishna, Kang G Shin, Real Time Systems, McGraw-Hill Education (India) Pvt Limited, 2010.
2. Alessandro Birolini, Reliability Engineering: Theory and Practice, Springer-Verlag Berlin Heidelberg, Spain. 8th ed., 2017.

VIDEO LECTURES:

1. <https://www.youtube.com/watch?v=-4Gx8MTBCxg>
2. <https://www.youtube.com/watch?v=sOfzB-W0ZdA>

WEB RESOURCES:

1. <https://www.mdu.se/en/malardalen-university/education/further-training/ai-and-software-development/design-of-dependable-and-fault-tolerant-embedded-systems>
2. <https://extendedstudies.ucsd.edu/courses-and-programs/fault-tolerant-systems>
3. <https://kcl.digimat.in/nptel/courses/video/108102045/lec36.pdf>

ADDITIONAL LEARNING RESOURCES:

1. <https://www.mdu.se/en/malardalen-university/education/further-training/ai-and-software-development/design-of-dependable-and-fault-tolerant-embedded-systems>
2. <https://extendedstudies.ucsd.edu/courses-and-programs/fault-tolerant-systems>

PROGRAM ELECTIVE

Course Code	Course Title	L	T	P	S	C
25EC201022	COMMUNICATION BUSES AND INTERFACES	3	-	-	-	3

Pre-Requisite Embedded Systems Design

Anti-Requisite -

Co-Requisite -

COURSE DESCRIPTION: This course provides a detailed discussion on Serial Busses, RS232 – Limitations and Applications, CAN Protocol, USB – Types, Architecture, Serial Communication Protocol using Physical Medium.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Understand the features of various serial protocols for high-speed data communication between ICs in a Board.
- CO2.** Analyze the limitations of RS232 to solve the problems in various communicating devices.
- CO3.** Develop the architecture of Controller Area Network for Application layer communication.
- CO4.** Apply PCIe hardware Protocol for high-speed communication between compatible devices.
- CO5.** Apply appropriate serial communication protocols and USB transfer types for high performance communication bus.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	-	-	-	-	-
CO2	3	-	-	-	-	-
CO3	3	3	-	-	-	-
CO4	3	-	-	-	-	-
CO5	3	-	-	-	-	-
Course Correlation Mapping	3	3	-	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: SERIAL BUS (08 Periods)

Physical interface, Data and Control signals, features

Module 2: INTRODUCTION TO SERIAL STANDARDS (07 Periods)

Limitations and applications of RS232, RS485, I2C, SPI

Module 3: CONTROLLER AREA NETWORK (10 Periods)

CAN - Architecture, Data transmission, Layers, Frame formats, applications

Module 4: INTRODUCTION TO PCIE (11 Periods)

PCIE - Revisions, Configuration space, Hardware protocols, applications

Module 5: UNIVERSAL SERIAL BUS (09 Periods)

USB - Transfer types, enumeration, Descriptor types and contents, Device driver.

Data Streaming Serial Communication Protocol - Serial Front Panel Data Port (SFPDP) using fiber optic and copper cable

Total Periods: 45

EXPERIENTIAL LEARNING

1. Literature survey in the area of Communication Buses And Interfaces

RESOURCES

TEXT BOOKS:

1. Jan Axelson, "Serial Port Complete - COM Ports, USB Virtual Com Ports, and Ports for Embedded Systems", Lakeview Research, 2nd Edition.
2. Marco Di Natale, Haibo Zeng, Paolo Giusto, Arkadeb Ghosal, "Understanding and Using the Controller Area Network Communication Protocol: Theory and Practice" Springer Science & Business Media, 2012.

REFERENCE BOOKS:

1. Wilfried Voss, "A Comprehensive Guide to Controller Area Network", Copperhill Media Corporation, 2nd Edition, 2005.
2. Jan Axelson, "USB Complete", Penram Publications.
3. Mike Jackson, Ravi Budruk, "PCI Express Technology", Mindshare Press

VIDEO LECTURES:

1. <https://nptel.ac.in/courses/108102045/17>
2. <https://nptel.ac.in/courses/117106111/36>
3. <https://nptel.ac.in/courses/117104072/26>
4. <https://nptel.ac.in/courses/108107029/65>

WEB RESOURCES:

1. <https://scl.engr.uconn.edu/courses/ece3411/material/Block5.pdf>
2. <https://www.tme.com/in/en/news/library-articles/page/60826/popular-communication-interfaces-and-protocols/>
3. <https://www.geeksforgeeks.org/computer-organization-architecture/i2c-communication-protocol/>

PROGRAM ELECTIVE

Course Code	Course Title	L	T	P	S	C
25EC201023	CO DESIGN	3	-	-	-	3
Pre-Requisite	Advanced Computer Architecture and Embedded System Design					
Anti-Requisite	System On Chip					
Co-Requisite	-					

COURSE DESCRIPTION: This course provides a detailed discussion on Issues and Algorithms in CO- Design; Prototyping and its Emulation on Target Architectures; Compilation Techniques; Design Specification; Verification Tools for Embedded Processor Architectures; System- Level Languages with its Specification and Design.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- C01.** Analyze Co-Synthesis Algorithms for Co-Design Architectures.
- C02.** Analyze Prototyping and emulation for specialized target architectures to system design.
- C03.** Analyze target architectures in designing data-dominated and control-dominated embedded systems.
- C04.** Use compilation techniques and tools for embedded processor architectures and perform verification of co-design computational models.
- C05.** Apply language support for system level specification, co-simulation design and partitioning concepts in Cosyma and Lycos systems

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
C01	3	2	-	-	-	-
C02	3	2	-	-	-	-
C03	3	2	-	-	-	-
C04	3	2	3	-	-	-
C05	3	-	3	-	-	-
Course Correlation Mapping	3	2	3	-	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: HARDWARE–SOFTWARE CO-DESIGN AND CO- (11 Periods) SYNTHESIS FUNDAMENTALS

CO-DESIGN ISSUES: Co- Design Models, Architectures, Languages, a Generic Co-design Methodology.

CO-SYNTHESIS ALGORITHMS: Hardware Software Synthesis Algorithms: Hardware-Software Partitioning, Distributed System Co-Synthesis.

Module 2: PROTOTYPING, EMULATION, AND TARGET (10 Periods) ARCHITECTURES FOR EMBEDDED SYSTEMS

PROTOTYPING AND EMULATION: Prototyping and Emulation Techniques, Prototyping and Emulation Environments, Future Developments in Emulation and Prototyping.

TARGET ARCHITECTURES: Architecture Specialization Techniques, System Communication Infrastructure, Target Architecture and Application System Classes, Architecture for Control Dominated Systems (8051-Architectures for High Performance Control), Architecture for Data Dominated Systems (ADSP21060, TMS320C60), Mixed Systems.

Module 3: COMPILATION TECHNIQUES AND DEVELOPMENT TOOLS (06 Periods) FOR EMBEDDED ARCHITECTURES

COMPILATION TECHNIQUES AND TOOLS FOR EMBEDDED PROCESSOR ARCHITECTURES: Modern Embedded Architectures, Embedded Software Development Needs, Compilation Technologies, and Practical Consideration in a Compiler Development Environment.

Module 4: DESIGN SPECIFICATION, CO-DESIGN MODELS, AND (07 Periods) VERIFICATION TECHNIQUES

DESIGN SPECIFICATION AND VERIFICATION: Design, Co-Design, the Co-Design Computational Model, Concurrency Coordinating Concurrent Computations, Interfacing Components, Design Verification, Implementation Verification, Verification Tools and Interface Verification

Module 5: SYSTEM-LEVEL SPECIFICATION AND DESIGN (11 Periods) LANGUAGE

LANGUAGES FOR SYSTEM- LEVEL SPECIFICATION AND DESIGN-I: System – Level Specification, Design Representation for System Level Synthesis, System Level Specification Languages

LANGUAGES FOR SYSTEM-LEVEL SPECIFICATION AND DESIGN-II: Heterogeneous Specifications and Multi Language Co-Simulation, the Cosyma System and Lycos System.

Total Periods: 45

EXPERIENTIAL LEARNING

1. Check list to choose a target architecture for an application
2. Case study on requirement and specification phases in design
3. Investigation on codesign tools – commercial vs open source
4. Case study on Cosyma and Lycos systems

RESOURCES

TEXT BOOKS:

1. Jorgen Staunstrup, Wayne Wolf, "Hardware / Software Co- Design Principles and Practice", Springer, 2009.
2. Kluwer, "Hardware / Software Co- Design Principles and Practice", Academic Publishers, 2002.

REFERENCE BOOKS:

1. Patrick R. Schaumont, "A Practical Introduction to Hardware/Software Co-design", Springer, 2010.
2. Giovanni, Wayne Wolf, "Readings in Hardware Software Co – design", Academic Press, 2002.

VIDEO LECTURES:

1. <https://nptel.ac.in/courses/108102045/30>
2. <https://nptel.ac.in/courses/106/105/106105165/>
3. <https://www.coursera.org/learn/introduction-embedded-systems>

WEB RESOURCES:

1. <https://www.tec.ee.ethz.ch/education/lectures/hardware-software-codesign.html>
2. <https://ieeexplore.ieee.org/document/7525779>
3. http://ptolemy.eecs.berkeley.edu/ptolemyII/ptII10.0/ptII10.0.1_20141217/ptolemy/domains/continuous/doc/index.htm

PROGRAM ELECTIVE

Course Code	Course Title	L	T	P	S	C
25EC202024	REAL TIME SYSTEMS	3	-	3	-	4.5
Pre-Requisite	Embedded Systems Design					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION:

This course provides a detailed discussion and hands-on experience on Real Time Systems, Real Time Scheduling, Scheduling Real Time Tasks in Multiprocessor and Distributed Systems, Operating Systems Concepts and Trends in OS Design.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- C01.** Analyze Real Time System Reference Model to derive efficient constrained RT applications.
- C02.** Analyze various scheduling approaches to maximize resource utilization under imposed constraints.
- C03.** Analyze strategies to schedule RT workload in multiprocessing and distributed RT implementations.
- C04.** Analyze modern operating systems concepts to choose an efficient OS in RT system designs
- C05.** Evaluate Android and Windows8 RTOS and investigate recent trends in OS Design context.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
C01	3	-	2	1	-	-
C02	3	-	2	1	-	-
C03	3	-	3	1	-	-
C04	3	1	3	-	-	-
C05	3	1	-	2	-	-
Course Correlation Mapping	3	1	2	1	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: REAL TIME SYSTEMS

(09 Periods)

Hard Vs Soft Real Time Systems, a Reference Model of Real Time Systems: Processors and Resources, Temporal Parameters of Real Time Workload, Periodic Task Model, Precedence Constraints and Data Dependency; Functional Parameters, Resource Parameters of Jobs and Parameters of Resources, Scheduling hierarchy.

Module 2: REAL TIME SCHEDULING

(09 Periods)

Clock Driven, Weighted Round Robin, Priority Driven, Dynamic Vs Static Systems, Effective Release Times and Dead Lines, Optimality and Non-optimality of EDF and LST algorithms, Challenges in Validating Timing Constraints in Priority Driven Systems, Offline Vs Online Scheduling.

Module 3: SCHEDULING REAL TIME TASKS IN MULTIPROCESSOR AND DISTRIBUTED SYSTEMS

(09 Periods)

Multiprocessor task allocation, Dynamic allocation of tasks, Fault tolerant scheduling of tasks, Clocks in distributed Real Time Systems.

Module 4: OPERATING SYSTEM CONCEPTS

(09 Periods)

Overview- Threads and Tasks, the Kernel; Time Services and Scheduling Mechanisms, Basic Operating System Functions: Communication and Synchronization, Event Notification and Software Interrupt Memory Management, I/O and Networking. Processor Reserves and Resource Kernel, Capabilities of Commercial Real Time Operating Systems.

Module 5: TRENDS IN OPERATING SYSTEMS DESIGN

(09 Periods)

Case studies: ANDROID OS, Windows 8. **OS Design:** Problem, Interface Design, Implementation, Performance, Project Management, Trends.

Total Periods: 45

Topics for self-study are provided in the lesson plan.

EXPERIENTIAL LEARNING

LIST OF EXERCISES:

1. Scheduling Tools Overview: TORSCH, TIMES, CHEDDAR (2 Slot)
2. Modeling Scheduling Problem: Define Set of Tasks, Define Scheduling Problem, Run Scheduling Algorithm (2 Slot)
3. Workload (Periodic Task): Modeling Graphical Representation of Task Parameters (2 Slot)
4. Implement List Scheduling for constrained RT workload (2 Slot)
5. Implement Cyclic Scheduling for constrained RT Workload (2 Slot)
6. Real Time Scheduling: Fixed Priority Scheduling and its response time analysis (2 Slot)

SOFTWARE / TOOLS:

1. VisSim/Embedded Controls Developer (VisSim/ECD)
2. C2000 and MSP430 digital microcontroller chips from Texas Instruments.
3. TORSCHÉ Scheduling Toolbox with Matlab

REFERENCES:

1. VisSim Embedded Controls Developer user guide
2. <http://rttime.felk.cvut.cz/scheduling-toolbox/manual/>

RESOURCES**TEXT BOOKS:**

1. Jane W.S. Liu, Real Time Systems, Pearson Education, I Edition, April 2000.
2. Rajib Mall, Real Time Systems-Theory and Practice, Pearson Education India, I Edition, Nov.2012.
3. Andrew S. Tanenbaum, Herbert Bos, Modern Operating Systems, Pearson Education Limited, Fourth Edition, 2015.

REFERENCE BOOKS:

1. Phillip A. Laplante and Seppo J. Ovaska, Real-Time Systems Design and Analysis: Tools for the Practitioner, Wiley-IEEE Press, 4th edition, Nov. 2011.
2. Hermann Kopetz, Real-Time Systems: Design Principles for Distributed Embedded Applications, Springer; 2nd Edition, 2011.

VIDEO LECTURES

1. <https://nptel.ac.in/courses/106105036>
2. https://onlinecourses.nptel.ac.in/noc20_cs16/
3. https://onlinecourses.nptel.ac.in/noc25_cs156/preview

WEB RESOURCES

1. https://users.ece.cmu.edu/~koopman/des_s99/real_time/
2. <https://www.real-time-systems.com>
3. <https://www.geeksforgeeks.org/computer-science-fundamentals/real-time-systems/>

PROGRAM ELECTIVE

Course Code	Course Title	L	T	P	S	C
25EC203025	ADVANCED EMBEDDED SYSTEMS	3	-	-	4	4

Pre-Requisite Embedded System Design

Anti-Requisite -

Co-Requisite -

COURSE DESCRIPTION: This course provides a detailed discussion on hardware components, Hardware software co-design and firmware design approaches, Architectural features of PIC18 memory map, interrupts and exceptions, Program PIC18 using the various instructions, for different applications.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Understand the basic hardware components and their selection method based on the characteristics and attributes of an embedded system.
- CO2.** Explain the hardware software co-design and firmware design approaches.
- CO3.** Analyze PIC18 Architecture and Instruction Set to develop computing applications.
- CO4.** Develop Programs for PIC18 using ports, timers and associated on Chip resources for Specified Applications.
- CO5.** Design microcomputer based systems with the knowledge of Interfaces and Peripherals of PIC18 to Solve various engineering problems.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	1	-	-	-	-
CO2	3	3	-	-	-	-
CO3	3	3	-	-	-	-
CO4	3	2	3	-	-	-
CO5	3	2	3	1	-	-
Course Correlation Mapping	3	2	3	1	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: EMBEDDED SYSTEM

(09 Periods)

Embedded vs General computing system, classification, application and purpose of ES. Core of an Embedded System, Memory, Sensors, Actuators, LED, Opto coupler, Communication Interface, Reset circuits, RTC, WDT, Characteristics and Quality Attributes of Embedded Systems.

Module 2: HARDWARE SOFTWARE CO-DESIGN AND FIRMWARE DESIGN

(09 Periods)

Hardware Software Co-Design, embedded firmware design approaches, computational models, embedded firmware development languages, Integration and testing of Embedded Hardware and firmware, Components in embedded system development environment (IDE), Files generated during compilation, simulators, emulators and debugging.

Module 3: PIC MICROCONTROLLER

(09 Periods)

Pin description of PIC18F452 Microcontroller, Architecture of PIC18, register organisation, Memory organisation, Data formatives & Directives, Addressing modes.

Module 4: PIC18 PERIPHERALS

(09 Periods)

Instruction set, Basic port structure, Pin description of PIC18F452, Basic Port Structure, I/O port programming; Macros and modules, Structure of Timer 0 & its Programming using Assembly and C, Counter programming, Structure of timers 1, 2 and 3 & their Programming. Basics of communication – Serial/Parallel, RS232 & PIC18 connection to RS232, Serial Port Structure & programming; PIC18 interrupts, Programming timer interrupts, Programming serial interrupts.

Module 5: PIC INTERRUPTS AND INTERFACING

(09 Periods)

Basics of interrupts, CCP, 7 segment LED and LCD interfacing, keyboard interfacing, interfacing ADC, DAC, Interfacing DC motor, stepper motor, PWM using CCP.

Total Periods: 45

PROJECT BASED LEARNING:

1. Design a wireless Multi Meter using PIC18F452 Microcontroller.
2. Design a Automatic School Bell system that triggers a bell at predefined time.
3. Using Proteus simulate PWM code for PIC18F452.

RESOURCES

TEXT BOOKS:

1. K. V. Shibu, Introduction to embedded systems, TMH education Pvt. Ltd. 2009.
2. Muhammad Ali Mazidi, Rolin D. McKinlay, Danny causey, PIC Microcontroller and Embedded Systems: Using C and PIC18, Pearson Education, 2015.

REFERENCE BOOKS:

1. Raj Kamal, Embedded systems, McGraw Hill Education, Third Edition, 2017
2. Ramesh S. Gaonkar, Fundamentals of Microcontrollers and Applications in Embedded Systems (With PIC18 Microcontroller Family), Penram International, 2010.
3. M Rafiquzzaman, Microcontroller Theory And Applications With The PIC, Wiley India Publications, March 2014

VIDEO LECTURES:

1. <https://www.udemy.com/course/basics-of-pic18-microcontroller/?src=sac&kw=BASICS+OF+PIC18>
2. <https://www.udemy.com/course/introduction-to-pic18f-microcontroller/?src=sac&kw=PIC18>

WEB RESOURCES:

1. <http://www.ciebookstore.com/Content/Images/uploaded/PIC18-Study-GuideCIE.pdf>
2. <https://www.electronicwings.com/pic/getting-started-with-pic18f4550-and-mplabx-ide>

UNIVERSITY ELECTIVE

Course Code	Course Title	L	T	P	S	C
25AI201701	BUSINESS ANALYTICS	3	-	-	-	3

Pre-Requisite -

Anti-Requisite -

Co-Requisite -

COURSE DESCRIPTION: This course emphasizes on the basic concepts of Business Analytics. It covers the basic excel skills, Excel look up functions for database queries in business analytics. By the end of this course students will acquire basic knowledge to implement statistical methods for performing descriptive, predictive and prescriptive analytics.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- C01.** Understand the basic concepts and models of Business Analytics
- C02.** Select Suitable basic excel function to perform analytics on spread sheets.
- C03.** Apply different statistical techniques and distributions for modeling the data
- C04.** Develop user-friendly Excel applications by using statistical models for effectiveness decision making.
- C05.** Analyze the performance of different optimization models used in prescriptive analytics on Binary and Categorical data.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
C01	2	1	-	-	-	-
C02	2	3	-	-	-	-
C03	2	2	-	-	3	-
C04	1	1	-	-	-	-
C05	-	-	-	-	-	-
Course Correlation Mapping	2	2	-	-	3	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: FOUNDATIONS OF BUSINESS ANALYTICS (09 Periods)

Introduction, What is Business Analytics, Evolution of Business Analytics, Scope of Business Analytics, Data for Business Analytics, Applications of Business Analytics, Models in Business Analytics, Problem Solving with Analytics.

Module 2: ANALYTICS ON SPREADSHEETS (09 Periods)

Basic Excel Skills, Excel Functions, Using Excel Lookup Functions for Database Queries, Spreadsheet Add-Ins for Business Analytics.

Visualizing and Exploring Data: Data Visualization, Creating Charts In Microsoft Excel, Other Excel Data Visualization, Statistical Methods For Summarizing Data, Exploring Data Using Pivot tables.

Module 3: DATA MODELING (09 Periods)

Basic concepts of Probability, Random Variables and Probability Distributions, Continuous Probability Distributions.

Statistical Sampling, Estimation population parameters, Sampling Error, Sampling Distributions, Hypothesis Testing, ANOVA, Chi Square Test.

Module 4: PREDICTIVE ANALYTICS (09 Periods)

Trend lines And Regression Analysis, Modeling Relationships And Trends In Data, Simple Linear Regression, Multiple Linear Regression, Building Good Regression Models, Strategies for predictive decision modeling, implementing models on spreadsheets, spreadsheet applications in business analytics, developing user-friendly excel applications, analysing uncertainty and model assumptions, model analysis using analytic solver platform

Module 5: PRESCRIPTIVE ANALYTICS (09 Periods)

Linear Models: Building Linear Models, Implementing Linear Optimization Models On Spreadsheets, Graphical Interpretation Of Linear Optimization, Linear Optimization Models for prediction and Insight.

Integer Models: Solving models with Integer Variables, Integer Optimization Models with Binary Numbers

Decision Analysis: Formulating Decision Problems, Decision Strategies Without Outcome Probabilities, Decision Trees With Outcome Probabilities, Decision Trees.

Total Periods: 45

EXPERIENTIAL LEARNING

1. Diabetic Prediction:

The National Institute of Diabetes and Digestive and Kidney Diseases has a created a dataset. The objective of the dataset is to diagnostically predict whether or not a patient has diabetes, based on certain diagnostic measurements included in the dataset. Several constraints were placed on the selection of these instances from a larger database. In particular, all patients here are females at least 21 years old of Pima Indian heritage. The datasets consists of several medical predictor variables and one target variable, Outcome. Predictor variables includes the number of pregnancies the patient has had, their BMI, insulin level, age, and so on. Build a machine learning model to accurately predict whether or not the patients in the dataset have diabetes or not?

2. Solve the house price prediction problem using Linear regression analysis method. Optimize the parameters of the regression function using gradient descent method.

3. Visualize the decision tree built for solving Heart disease prediction problem and measure the impurity of nodes created via **Decision Tree Analysis**.
Dataset: <https://www.kaggle.com/arviinnndn/heart-disease-prediction-uci-dataset/data>
4. The data set baby boom (Using R) contains data on the births of 44 children in a one-day period at a Brisbane, Australia, hospital. Compute the skew of the wt variable, which records birth weight. Is this variable reasonably symmetric or skewed?
5. Visualize the **Distribution of data** with different feature scaling methods on online news popularity dataset for article word count.
Dataset: <https://www.kaggle.com/datasets/deepakshende/onlinenewspopularity>
6. **Human Activity Recognition System:**
The human activity recognition system is a classifier model that can identify human fitness activities. To develop this system, you have to use a smart phone dataset, which contains the fitness activity of 30 people which is captured through smart phones. This system will help you to understand the solving procedure of the **Multi-classification problem**.

RESOURCES

TEXT BOOKS:

1. James Evans, Business Analytics, Pearson Education, 2nd Edition, 2017.

REFERENCE BOOKS:

1. Marc J.Schniederjans, Business Analytics, Pearson Education, 2015
2. Camm, Cochran, Essentials of Business Analytics, Cengage learning, 2015

VIDEO LECTURES:

1. <https://nptel.ac.in/courses/110105089>
2. <https://archive.nptel.ac.in/courses/110/107/110107092/>
3. <https://nptel.ac.in/courses/110106050>

WEB RESOURCES:

1. <https://www.proschoolonline.com/certification-business-analytics-course/what-is-ba>
2. https://michael.hahsler.net/SMU/EMIS3309/slides/Evans_Analytics2e_ppt_01.pdf
3. <https://www.guru99.com/business-analyst-tutorial-course.html>

UNIVERSITY ELECTIVE

Course Code	Course Title	L	T	P	S	C
25AI201702	ETHICS FOR AI	3	-	-	-	3
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION:

Recognize the fundamental ideas and standards of AI ethics. Recognizing fairness and prejudice in artificial intelligence. Obstacles to obtaining explain ability and openness. Frameworks based on ethics and the law that designate accountability. Privacy and security concerns related to AI ethics. Ethics in AI in the future.

COURSE OUTCOMES: At the end of the course, student will be able to:

- CO1.** Understand the basic concepts of AI Ethics and ethical principles.
- CO2.** Understanding the concept of bias and fairness in AI.
- CO3.** Challenges in achieving the transparency and explain ability.
- CO4.** Legal and ethical frameworks for assigning responsibility.
- CO5.** Security and privacy issues of AI Ethics. Future of AI ethics.

CO-PO Mapping Table

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	3	2	-	-	-
CO2	3	3	3	-	-	-
CO3	3	3	-	-	-	-
CO4	2	3	3	-	-	-
CO5	-	-	-	3	-	-
Course Correlation Mapping	3	3	3	3	-	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

MODULE 1: INTRODUCTION TO AI ETHICS (09 Periods)

Overview of ethical issues in AI. Historical context and key concepts. Importance of ethical considerations in AI development and deployment.

Ethical Principles and Frameworks:

Utilitarianism, deontology, virtue ethics, and other ethical theories. Ethical principles for AI, such as fairness, transparency, accountability, and privacy.

MODULE 2: BIAS AND FAIRNESS IN AI (09 Periods)

Understanding bias in AI systems. Types of bias (e.g., algorithmic bias, dataset bias). Approaches to detecting and mitigating bias. Fairness metrics and fairness-aware machine learning algorithms.

MODULE 3: TRANSPARENCY AND EXPLAINABILITY (09 Periods)

Importance of transparency and explainability in AI. Techniques for explaining AI decisions. Challenges and trade-offs in achieving transparency and explainability. Regulatory requirements and guidelines for transparent AI systems.

MODULE 4: ACCOUNTABILITY AND RESPONSIBILITY (09 Periods)

Holding AI developers, users, and organizations accountable for AI systems' actions. Legal and ethical frameworks for assigning responsibility. Challenges in attributing responsibility in complex AI systems.

MODULE 5: PRIVACY AND DATA PROTECTION (09 Periods)

Privacy issues in AI, including data collection, storage, and sharing. Privacy-preserving AI techniques. Regulatory frameworks (e.g., GDPR) and ethical guidelines for data protection in AI. Ethical considerations in emerging AI technologies.

Total Periods: 45

EXPERIENTIAL LEARNING

Case -1: Emergence of Bias and Fairness Interventions

For the problem of Loan Approval and Hiring by AI, specify the steps and practices to the entry of bias and fairness improvement interventions.

Case-2: AI governance with critical thinking, negotiation skills, and a multi-stakeholder perspective

Undertake the study from ethical perspective for the problem of Public response system, Policy making and Contract negotiation.

(Note: It's an indicative one. Course Instructor may change activities and shall be reflected in course Handout)

RESOURCES

TEXT BOOKS:

1. Müller, Vincent C., Ethics of Artificial Intelligence and Robotics. The Stanford Encyclopedia of Philosophy, 2021.
2. Meredith Broussard, Artificial Unintelligence: How Computers Misunderstand the World, Cambridge, MA: MIT Press, 2018.

REFERENCE BOOKS:

1. Brett Frischmann and Evan Selinger, Re-Engineering Humanity, Cambridge University Press, Cambridge, 2018.
2. Cathy O'Neil, Weapons of Math Destruction: How Big Data Increases Inequality and Threatens Democracy, Crown Publishers, 2016.
3. Shoshana Zuboff, The Age of Surveillance Capitalism, Financial Times, 2020.

VIDEO LECTURES:

1. <https://rainermuehlhoff.de/en/EoAI2025/>
2. https://www.youtube.com/watch?v=qpp1G0iEL_c
3. <https://rainermuehlhoff.de/en/EoAI2025/>

WEB RESOURCES:

1. <https://www.ibm.com/topics/ai-ethics>
2. <https://www.coursera.org/articles/ai-ethics>
3. <https://ai.google/responsibility/principles/>

UNIVERSITY ELECTIVE

Course Code	Course Title	L	T	P	S	C
25CM201701	COST MANAGEMENT OF ENGINEERING PROJECTS	3	-	-	-	3

Pre-Requisite -

Anti-Requisite -

Co-Requisite -

COURSE DESCRIPTION: This course will provide an understanding of the cost tools and techniques that can be used throughout a project's design and development. The students will be exposed to the methods, processes, and tools needed to conduct economic analysis, estimation of Project.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- C01.** Understand the costing concepts and their role in decision-making.
- C02.** Understand the project management concepts and their various aspects in selection.
- C03.** Interpret costing concepts with project execution.
- C04.** Knowledge of costing techniques in the service sector and various budgetary control techniques.
- C05.** Become familiar with quantitative techniques in cost management.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
C01	-	-	-	-	-	2
C02	-	-	-	-	-	2
C03	-	-	-	-	-	2
C04	-	-	-	-	-	2
C05	-	-	-	-	-	2
Course Correlation Mapping	-	-	-	-	-	2

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: INTRODUCTION TO COSTING CONCEPTS (05 Periods)

Objectives of a Costing System; Cost concepts in decision-making; Relevant cost, Differential cost, Incremental cost, and Opportunity cost; Creation of a Database for operational control.

Module 2: INTRODUCTION TO PROJECT MANAGEMENT (10 Periods)

Project: meaning, Different types, why to manage, cost overruns centers, various stages of project execution: conception to commissioning. Project execution as conglomeration of technical and nontechnical activities, Detailed Engineering activities, Pre-project execution main clearances and documents, Project team: Role of each member, Importance Project site: Data required with significance, Project contracts

Module 3: PROJECT EXECUTION AND COSTING CONCEPTS (10 Periods)

Project execution Project cost control, Bar charts and Network diagram, Project commissioning: mechanical and process, Cost Behavior and Profit Planning Marginal Costing; Distinction between Marginal Costing and Absorption Costing; Break-even Analysis, Cost-Volume-Profit Analysis, Various decision-making problems, Pricing strategies: Pareto Analysis, Target costing, Life Cycle Costing

Module 4: COSTING OF SERVICE SECTOR AND BUDGETARY CONTROL (10 Periods)

Just-in-time approach, Material Requirement Planning, Enterprise Resource Planning, Activity Based Cost Management, Bench Marking; Balanced Score Card and Value-Chain Analysis, Budgetary Control: Flexible Budgets; Performance budgets; Zero-based budgets

Module 5: QUANTITATIVE TECHNIQUES FOR COST MANAGEMENT (10 Periods)

Linear Programming, PERT/CPM, Transportation problems, Assignment problems, Learning Curve Theory.

Total Periods: 45

EXPERIENTIAL LEARNING

- 1 Prepare a mini-project report regarding cost control techniques in manufacturing units.
- 2 Prepare a report on real-life engineering project case studies, especially those that faced cost overruns or successfully managed costs
- 3 Conduct hands-on budgeting exercises where participants are given a project scope, and they have to create detailed budgets.

RESOURCES

TEXT BOOKS:

1. John M. Nicholas, Herman Steyn Project Management for Engineering, Business and Technology, Taylor & Francis, 2 August 2020, ISBN: 9781000092561
2. Albert Lester, Project Management, Planning and Control, Elsevier/Butterworth-Heinemann, 2007, ISBN: 9780750669566, 075066956X.

REFERENCE BOOKS:

1. Charles T. Horngren et al Cost Accounting a Managerial Emphasis, Prentice Hall of India, New Delhi, 2011.
2. Ashish K. Bhattacharya, Principles & Practices of Cost Accounting A. H. Wheeler publisher, 1991.
- 3 Vohra N.D., Quantitative Techniques in Management, Tata McGraw Hill Book Co. Ltd, 2007
- 4 Robert S Kaplan Anthony A. Alkinson, Management & Cost Accounting, 2003

VIDEO LECTURES:

1. <https://www.youtube.com/watch?v=rck3MnC7OXA>
2. <https://www.youtube.com/watch?v=QWD1LMzStI4>

WEB RESOURCES:

1. <https://www.superfastcpa.com/what-are-cost-concepts-in-decision-making>
2. <https://www.indeed.com/career-advice/career-development/project-cost-controls>
3. <https://www.geeksforgeeks.org/difference-between-pert-and-cpm/>

UNIVERSITY ELECTIVE

Course Code	Course Title	L	T	P	S	C
25CE201701	DISASTER MANAGEMENT	3	-	-	-	3
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: This course provides a detailed discussion on disaster prone areas in India, repercussions of disasters and hazards, disaster preparedness and management, risk assessment and disaster management.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Analyze the vulnerability of an area to natural and man-made disasters/hazards as per the guidelines to solve complex problems using appropriate techniques ensuring safety, environment and sustainability.
- CO2.** Analyze the causes and impacts of disasters using appropriate tools and techniques and suggest mitigation measures ensuring safety, environment and sustainability besides communicating effectively in graphical form.
- CO3.** Suggest the preparedness measures using appropriate tools and techniques and suggest mitigation measures ensuring safety, environment and sustainability.
- CO4.** Analyze the Risk Assessment using appropriate tools and techniques and suggest mitigation measures ensuring safety, environment and sustainability.
- CO5.** Design disaster management strategies to solve pre, during and post disaster problems using appropriate tools and techniques following the relevant guidelines and latest developments ensuring safety, environment and sustainability besides communicating effectively in graphical form.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	-	-	-	-	-	2
CO2	-	-	-	-	-	2
CO3	-	-	-	-	-	2
CO4	-	-	-	-	-	2
CO5	-	-	-	-	-	2
Course Correlation Mapping	-	-	-	-	-	2

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: DISASTER PRONE AREAS IN INDIA (09 Periods)

Introduction: Disaster: Definition, Factors and Significance; Difference Between Hazard and Disaster; Natural and Manmade Disasters: Difference, Nature, Types and Magnitude.

Disaster Prone Areas: Study Of Seismic Zones; Areas Prone to Floods and Droughts, Landslides and Avalanches; Areas Prone to Cyclonic and Coastal Hazards with Special Reference to Tsunami; Post-Disaster Diseases and Epidemics.

Module 2: REPERCUSSIONS OF DISASTERS AND HAZARDS (09 Periods)

Economic Damage, Loss of Human and Animal Life, Destruction of Ecosystem. Natural Disasters: Earthquakes, Volcanisms, Cyclones, Tsunamis, Floods, Droughts and Famines, Landslides and Avalanches, Man-made disaster: Nuclear Reactor Meltdown, Industrial Accidents, Oil Slicks and Spills, Outbreaks of Disease and Epidemics, War and Conflicts.

Module 3: DISASTER PREPAREDNESS AND MANAGEMENT (11 Periods)

Preparedness: Monitoring Of Phenomena Triggering a Disaster or Hazard; Evaluation of Risk: Application of Remote Sensing, Data from Meteorological and Other Agencies, Media Reports: Governmental and Community Preparedness.

Module 4: RISK ASSESSMENT (08 Periods)

Disaster Risk: Concept and Elements, Disaster Risk Reduction, Global and National Disaster Risk Situation. Techniques of Risk Assessment, Global Co-Operation in Risk Assessment and Warning, People's Participation in Risk Assessment. Strategies for Survival.

Module 5: DISASTER MANAGEMENT (08 Periods)

Disaster management organization and methodology, Disaster management cycle, Disaster management in India – Typical cases and Cost-benefit analysis, Disaster management programs implemented by NGOs and Government of India, Usage of GIS and Remote sensing techniques in disaster management, Leadership and Coordination in Disaster management, Emerging trends in disaster management.

Total Periods: 45

EXPERIENTIAL LEARNING

1. Perform hazard assessment and vulnerability analysis for any nearby town/city and prepare a detailed report of possible impacts of various disasters on environment, infrastructure and development.
2. Prepare a detailed report on the causes and effects of Tsunami that was occurred in the year 2004. Also discuss various advancements in Tsunami warning systems.
3. Identify the major causes of urban floods in cities like Chennai, Hyderabad & Mumbai. Also list various mitigation strategies to reduce the impact of floods.
4. Prepare a detailed report on how various man-made activities are directly/indirectly related to the occurrence of landslides that occurred in recent days in India.
5. Visit AP State Disaster Response and Fire Services Department and record about various methods used by them in mitigating disasters and their management.

RESOURCES

TEXT BOOKS:

1. Sharma V. K., Disaster Management, Medtech Publishing, 2nd Edition, 2013.
2. Anand S. Arya, Anup Karanth, and Ankush Agarwal, Hazards, Disasters and Your Community: A Primer for Parliamentarians, GOI-UNDP Disaster Risk Management Programme, Government of India, National Disaster Management Division, Ministry of Home Affairs, New Delhi, Version 1.0, 2005

REFERENCE BOOKS:

1. Donald Hyndman and David Hyndman, Natural Hazards and Disasters, Cengage Learning, USA, 5th Edition, 2015.
2. Disaster Management in India, A Status Report, Ministry of Home Affairs, Govt. of India, May 2011.
3. Rajendra Kumar Bhandari, Disaster Education and Management: A Joyride for Students, Teachers, and Disaster Managers, Springer India, 2014.
4. Singh R. B., Natural Hazards and Disaster Management, Rawat Publications, 2009.
5. R. Nishith, Singh AK, Disaster Management in India: Perspectives, issues and strategies, New Royal book Company.
6. Sahni, PardeepEt. Al. (Eds.), Disaster Mitigation Experiences And Reflections, Prentice Hall of India, New Delhi.
7. Goel S. L. , Disaster Administration And Management Text And Case Studies, Deep &Deep Publication Pvt. Ltd., New Delhi

VIDEO LECTURES:

1. <https://nptel.ac.in/courses/105104183>
2. <https://www.digimat.in/nptel/courses/video/124107010/L01.html>

WEB RESOURCES:

1. <https://egyankosh.ac.in/handle/123456789/25093>
2. <https://www.egyankosh.ac.in/handle/123456789/25912>
3. <https://www.nios.ac.in/media/documents/333courseE/12.pdf>
4. <https://ndmindia.mha.gov.in/images/public-awareness/Primer%20for%20Parliamentarians.pdf>

UNIVERSITY ELECTIVE

Course Code	Course Title	L	T	P	S	C
25SS201701	VALUE EDUCATION	3	-	-	-	3
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: This course deals with understanding the value of education and self-development, Imbibe good values in students, and making them know about the importance of character.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Demonstrate the knowledge of values and self-development
- CO2.** Analyze the importance of the cultivation of values.
- CO3.** Learn suitable aspects of personality and behavioral development
- CO4.** Function as a member and leader in multi-disciplinary teams by avoiding faulty thinking.
- CO5.** Develop character and competence for effective studies.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	-	-	-	-	-
CO2	2	3	-	-	2	-
CO3	2	-	-	-	2	-
CO4	2	-	-	-	-	-
CO5	2	2	-	-	-	-
Course Correlation Mapping	2	3	-	-	2	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: VALUES AND SELF-DEVELOPMENT (09 Periods)

Values and self-development –Social values and individual attitudes. Work ethics, Indian vision of humanism. Moral and non-moral valuation. Standards and principles. Value judgements- Case studies

Module 2: IMPORTANCE OF CULTIVATION OF VALUES. (09 Periods)

Importance of cultivation of values. Sense of duty. Devotion, Self-reliance. Confidence, Concentration. Truthfulness, Cleanliness. Honesty, Humanity. Power of faith, National Unity. Patriotism. Love for nature, Discipline- Case studies

Module 3: PERSONALITY AND BEHAVIOR DEVELOPMENT (09 Periods)

Personality and Behavior Development - Soul and Scientific attitude. Positive Thinking. Integrity and discipline, Punctuality, Love and Kindness - Case studies

Module 4: AVOID FAULTY THINKING. (09 Periods)

Avoid fault Thinking. Free from anger, Dignity of labour. Universal brotherhood and religious tolerance. True friendship. Happiness Vs suffering, love for truth. Aware of self-destructive habits. Association and Cooperation. Doing best for saving nature - Case studies

Module 5: CHARACTER AND COMPETENCE (09 Periods)

Character and Competence –Holy books vs Blind faith. Self-management and Good health. Science of reincarnation, Equality, Nonviolence, Humility, Role of Women. All religions and the same message. Mind your Mind, Self-control. Honesty, Studying effectively- Case studies

Total Periods: 45

EXPERIENTIAL LEARNING

1. Demonstrate orally using your experiences of what values are naturally acceptable in a relationship to nurture or exploit others.
2. Prepare a report by identifying and analyzing the importance of cultivation of values.
3. Present a poster on different attitudes and behaviours.
4. Students give a PowerPoint presentation on doing best for nature.
5. Students are encouraged to bring a daily newspaper to class or to access any news related to the need for human values and note down the points.
6. Prepare a case study on how to maintain harmony with different religious people through character and competence.

(It's an indicative one. The Course Instructor may change the activities and the same shall be reflected in the Course Handout)

RESOURCES

TEXTBOOKS:

1. R. Subramanaian, Professional Ethics, Oxford Higher Education, 2013.
2. Mike W. Martin and Roland Schinzinger, Ethics in Engineering, Tata McGraw-Hill, 3rd Edition, 2007.
3. Chakravarthy, S.K.: Values and ethics for Organizations: Theory and Practice, Oxford University Press, New Delhi, 1999.

REFERENCE BOOKS:

1. M.G. Chitakra: Education and Human Values, A.P.H. Publishing Corporation, New Delhi, 2003
2. Awakening Indians to India, Chinmayananda Mission, 2003
3. Satchidananda, M.K.: Ethics, Education, Indian Unity and Culture, Ajantha Publications, Delhi, 1991

VIDEO LECTURES:

1. <https://www.youtube.com/watch?v=90VQPZURN5c>
2. <https://www.youtube.com/watch?v=6ofPcK0uDaA>
3. https://www.youtube.com/watch?v=5_f-7zCi79A
4. <https://www.youtube.com/watch?v=2ve49BWAJRE>
5. <https://www.youtube.com/watch?v=kCOIfnxxQ5U>

WEB RESOURCES:

1. <https://www.livingvalues.net/>
2. <https://livingvalues.net/materials-for-schools/>
3. <https://www.edb.gov.hk/en/curriculum-development/4-key-tasks/moral-civic/index.html>

UNIVERSITY ELECTIVE

Course Code	Course Title	L	T	P	S	C
25SS201702	PEDAGOGY STUDIES	3	-	-	-	3
Pre-Requisite	-					
Anti-Requisite	-					
Co-Requisite	-					

COURSE DESCRIPTION: This course deals with understanding pedagogical practices that are being used by teachers in formal and informal classrooms, the effectiveness of pedagogical practices, teacher education (curriculum and practicum), and the school curriculum and guidance materials that can best support effective pedagogy.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

- CO1.** Demonstrate knowledge of pedagogical methodology
- CO2.** Analyze the functional knowledge in Pedagogical practices, Curriculum, and Teacher Education
- CO3.** Learn effective pedagogical practices and apply strategies.
- CO4.** Function effectively as an individual and as a member of the Professional development.
- CO5.** Understand research Gaps and provide future Directions.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	2	1	-	-	-	-
CO2	2	3	-	-	3	-
CO3	2	2	-	-	3	-
CO4	1	1	-	-	-	-
CO5	-	-	-	-	-	-
Course Correlation Mapping	2	2	-	-	3	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: INTRODUCTION AND METHODOLOGY (09 Periods)

Aims and rationale, Policy background, Conceptual framework and terminology Theories of learning, Curriculum, Teacher education. Conceptual framework, Research questions. Overview of Methodology and Searching- Case studies

Module 2: THEMATIC OVERVIEW (09 Periods)

Pedagogical practices are being used by teachers in formal and informal classrooms in developing countries. Curriculum, Teacher Education- Case studies

Module 3: EFFECTIVENESS OF PEDAGOGICAL PRACTICES (09 Periods)

Evidence on the effectiveness of pedagogical practices, Methodology for the in-depth stage: quality

Assessment of included studies, teacher education (curriculum and practicum) and the school curriculum and guidance materials best support effective pedagogy, Theory of change, Strength and nature of the body of evidence for effective pedagogical practices. Pedagogic theory and pedagogical approaches. Teachers' Attitudes and beliefs and Pedagogic strategies- Case studies

Module 4: PROFESSIONAL DEVELOPMENT (09 Periods)

Alignment with classroom practices and follow-up support, Peer support, and Support from the head teacher and the community. Curriculum and assessment, Barriers to learning: limited resources and large class sizes- Case studies

Module 5: RESEARCH GAPS AND FUTURE DIRECTIONS (09 Periods)

Research design, Contexts, Pedagogy, Teacher Education, Curriculum and Assessment, Dissemination and research impact- Case studies

Total Periods: 45

EXPERIENTIAL LEARNING

1. List out the self-improvement in you after going through pedagogical methodologies.
2. Discuss different practices that you would like to adopt in the curriculum.
3. Describe in your own words how can you bring effectiveness to the curriculum.
4. Imagine you are a head teacher and illustrate different barriers to learning.
5. Assume you are a teacher and Interpret different directions that you would bring for the assessment of the students.

(It's an indicative one. The Course Instructor may change the activities and the same shall be reflected in the Course Handout)

RESOURCES

TEXTBOOK:

1. Ackers J, Hardman F (2001) Classroom interaction in Kenyan primary schools, *Compare*, 31 (2): 245-261.
2. Alexander RJ (2001) Culture and pedagogy: International comparisons in primary education.

REFERENCES:

1. Akyeampong K (2003) Teacher training in Ghana - does it count? Multi-site teacher education research project (MUSTER) country report 1. London: DFID.
2. Agrawal M (2004) Curricular reform in schools: The importance of evaluation, *Journal of Curriculum Studies*, 36 (3): 361-379. Oxford and Boston: Blackwell. *Educational Development*, 33 (3): 272-282.
3. Akyeampong K, Lussier K, Pryor J, Westbrook J (2013) Improving teaching and learning of basic maths and reading in Africa: Does teacher preparation count? *International Journal Educational Development*, 33 (3): 272-282.
4. Chavan M (2003) Read India: A mass scale, rapid, 'learning to read' campaign.

VIDEO LECTURES:

1. <https://www.youtube.com/watch?v=WL40UeySag4>
2. <https://www.youtube.com/watch?v=MMXaXDIHFJ8>
3. <https://www.youtube.com/watch?v=7uJL1R6M4Iw>

WEB RESOURCES:

1. <https://acrl.ala.org/IS/instruction-tools-resources-2/pedagogy/a-selected-list-of-journals-on-teaching-learning/>
2. <https://guides.douglascollege.ca/TLOnline/resourcesforonlinepedagogy>
3. https://www.refseek.com/directory/teacher_resources.html

UNIVERSITY ELECTIVE

Course Code	Course Title	L	T	P	S	C
25LG201701	PERSONALITY DEVELOPMENT THROUGH ESSENTIAL LIFE SKILLS	3	-	-	-	3

Pre-Requisite -

Anti-Requisite -

Co-Requisite -

COURSE DESCRIPTION: This course gives awareness to students about the various dynamics of personality development.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

CO1. Demonstrate knowledge in Self-Management and Planning Career

CO2. Analyze the functional knowledge in attitudes and thinking strategies

CO3. Learn and apply soft skills for professional success.

CO4. Function effectively as an individual and as a member in diverse teams

CO5. Communicate effectively in public speaking in formal and informal situations.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	2	1	-	-	-	-
CO2	2	3	-	-	-	-
CO3	2	2	-	-	3	-
CO4	1	1	-	-	-	-
CO5	-	-	-	-	-	-
Course Correlation Mapping	2	2	-	-	3	-

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: SELF-ESTEEM & SELF-IMPROVEMENT

(09 Periods)

Concept of personality, significance of personality-Know Yourself – Accept Yourself; Self-Improvement: Plan to Improve – Actively Working to Improve Yourself- SWOT Analysis- Exercises- case studies

Module 2: DEVELOPING POSITIVE ATTITUDES

(09 Periods)

How Attitudes Develop – Attitudes are Catching – Improve Your Attitudes – Exercises- case studies- Positive attitude and its advantages, negative attitude and its disadvantages-case studies

Module 3: SELF-MOTIVATION & SELF-MANAGEMENT

(09 Periods)

Concept of motivation, significance, factors leading to de-motivation- Show Initiative – Be Responsible – Self-Management; Efficient Work Habits – Stress Management – Employers Want People Who can Think – Thinking Strategies- Exercises- case studies

Module 4: GETTING ALONG WITH THE SUPERVISOR

(09 Periods)

Know your Supervisor – Communicating with your Supervisor – Special Communication with Supervisor – What Should you Expect of Your Supervisor? – What your Supervisor expects of you – Moving Ahead Getting Along with your Supervisor- Exercises- case studies

Module 5: WORKPLACE SUCCESS

(09 Periods)

First Day on the Job – Keeping Your Job – Planning Your Career – Moving Ahead- Essential employability skills, professional attributes, and career development strategies -Exercises- case studies.

Total Periods: 45

EXPERIENTIAL LEARNING

1. List out the self-improvements in you on the charts and explain in detail.
2. Discuss different famous personalities and their attitudes.
3. Describe different personalities concerning self-motivation and self-management.
4. Imagine you are a supervisor and illustrate different special communications.
5. Assume and Interpret different experiences on the first day of your job.

RESOURCES

TEXTBOOK:

- 1 Harold R. Wallace and L. Ann Masters, Personal Development for Life and Work, Cengage Learning, Delhi, 10th edition Indian Reprint, 2011. (6th Indian Reprint 2015)
- 2 Barun K. Mitra, Personality Development and Soft Skills, Oxford University Press, 2011.

REFERENCE BOOKS:

- 1 K. Alex, Soft Skills, S. Chand & Company Ltd, New Delhi, 2nd Revised Edition, 2011.
- 2 Stephen P. Robbins and Timothy A. Judge, Organizational Behaviour, Prentice Hall, Delhi, 16th edition, 2014

VIDEO LECTURES:

1. <https://www.youtube.com/watch?v=6Y5VWBLi1es>
2. <https://www.youtube.com/watch?v=H9qA3inVMrA>

WEB RESOURCES:

- 1 <https://www.universalclass.com/.../the-process-of-personality>
- 2 <https://www.ncbi.nlm.nih.gov/pubmed/25545842>
- 3 <https://www.youtube.com/watch?v=Tuw8hxrFBH8>

UNIVERSITY ELECTIVE

Course Code	Course Title	L	T	P	S	C
25ME201701	ENTREPRENEURSHIP AND INNOVATION MANAGEMENT	3	-	-	-	3

Pre-Requisite -

Anti-Requisite -

Co-Requisite -

COURSE DESCRIPTION: This course aims to provide students with a deep understanding of entrepreneurship and innovation. It explores entrepreneurial processes, opportunity identification, business planning, innovation management, intellectual property rights, and venture growth strategies. Students will develop entrepreneurial thinking, creativity, and problem-solving abilities to create and manage innovative ventures that contribute to economic and societal development.

COURSE OUTCOMES: After successful completion of the course, students will be able to:

CO1: Explain the fundamentals of entrepreneurship and its role in economic development.

CO2: Analyze opportunities and prepare business plans for entrepreneurial ventures.

CO3: Apply creativity and innovation techniques to business problems.

CO4: Demonstrate knowledge of technology management, IPR, and startup ecosystem.

CO5: Evaluate financing options, marketing strategies, and growth models for ventures.

CO-PO Mapping Table:

Course Outcomes	Program Outcomes					
	PO1	PO2	PO3	PO4	PO5	PO6
CO1	3	2	1	1	-	-
CO2	3	3	2	2	2	-
CO3	2	3	3	2	2	1
CO4	2	2	2	2	2	1
CO5	3	3	2	2	3	1
Course Correlation Mapping	3	3	2	2	2	1

Correlation Levels: 3: High; 2: Medium; 1: Low

COURSE CONTENT

Module 1: INTRODUCTION TO ENTREPRENEURSHIP

(09 Periods)

Concept, meaning and importance of entrepreneurship – Characteristics and skills of entrepreneurs – Types of entrepreneurs: social, women, corporate, rural, technology-based – Intrapreneurship vs. entrepreneurship – Entrepreneurial ecosystem and its components.

Module 2: ENTREPRENEURIAL PROCESS AND BUSINESS PLANNING

(09 Periods)

Stages of entrepreneurial process: Idea, Feasibility, Startup, Growth – Opportunity identification and evaluation – Market research and environmental scanning – Structure and components of a business plan – Case studies of successful entrepreneurs.

Module 3: INNOVATION MANAGEMENT

(09 Periods)

Meaning, scope and significance of innovation – Types of innovation: product, process, business model, disruptive, frugal – Creativity techniques: brainstorming, lateral thinking, design thinking, TRIZ – Managing innovation in organizations – Innovation as a competitive advantage.

Module 4: TECHNOLOGY, IPR AND STARTUP ECOSYSTEM

(09 Periods)

Technology management and commercialization – Intellectual Property Rights (IPR): patents, copyrights, trademarks, designs, trade secrets – Technology transfer and licensing – Startup India, Atal Innovation Mission, MSME policies – Role of incubators, accelerators and innovation hubs.

Module 5: FINANCING AND GROWTH OF VENTURES

(09 Periods)

Sources of finance: bootstrapping, angel investors, venture capital, crowdfunding, government support – Entrepreneurial marketing strategies – Financial planning for startups – Scaling up ventures: challenges and strategies – Exit strategies: mergers, acquisitions, IPO.

Total Periods: 45

EXPERIENTIAL LEARNING

1. Prepare a mini-business plan for a startup idea.
2. Visit a nearby incubation/innovation center and prepare a report.
3. Conduct a creativity workshop (brainstorming/design thinking session).
4. Prepare a case study presentation on a successful entrepreneur/startup.

RESOURCES

TEXT BOOKS:

1. Hisrich, R.D., Peters, M.P., & Shepherd, D.A. (2017), Entrepreneurship, McGraw-Hill Education.
2. Drucker, P. (2007), Innovation and Entrepreneurship, Harper Business.
3. Kuratko, D.F. (2020), Entrepreneurship: Theory, Process and Practice, Cengage Learning.

REFERENCE BOOKS:

1. Timmons, J.A., & Spinelli, S. (2019), New Venture Creation: Entrepreneurship for the 21st Century, McGraw-Hill Education.
2. Schilling, M.A. (2020), Strategic Management of Technological Innovation, McGraw-Hill Education.
3. Scarborough, N.M. (2018), Essentials of Entrepreneurship and Small Business Management, Pearson.

VIDEO LECTURES:

1. <https://www.youtube.com/watch?v=rA4uKIy5gO0&list=PLsh2FvSr3n7fQIIDbfKutmSL26TsWitGQ>
2. <https://www.youtube.com/watch?v=itRVzjk9mkg>

WEB RESOURCES:

1. https://nacosadsu.org.ng/main/docs/300L/ENT%20301.pdf?utm_source=chatgpt.com
2. https://www.measiim.edu.in/myweb/uploads/2022/05/PMFEA-IE-1.pdf?utm_source=chatgpt.com
3. https://ocw.mit.edu/courses/15-351-managing-innovation-and-entrepreneurship-spring-2008/pages/lecture-notes/?utm_source=chatgpt.com